

October 2012

# FAN6749 Highly Integrated Ultra Green-Mode PWM Controller

#### Features

- High-Voltage Startup
- Low Operating Current: 1.8 mA
- Linearly Decreasing PWM Frequency to 24 kHz
- Proprietary Frequency Hopping to Reduce EMI
- Two-Level Over-Current Protection (OCP), 1400 ms Delay for Normal Peak Load
- Two-Level OCP, 56 ms Delay for Super Peak Load
- Output Short-Circuit Protection (SCP)
- Peak-Current Mode Operation with Cycle-by-Cycle Current Limiting
- HV Pin Brown-in/out Protection with Hysteresis
- Constant Power Limit by HV Sampling
- Internal FB Open-Loop Protection (OLP)
- GATE Output Maximum Voltage Clamp: 14.5V
- V<sub>DD</sub> Over-Voltage Protection (OVP)
- Programmable Over-Temperature Protection (OTP)
- Integrated 6ms Soft-Start Function
- Internal Latch Circuit (OVP, OTP, OCP, OLP, SCP)
- Internal OTP Sensor with Hysteresis

#### **Applications**

General-Purpose Switched-Mode Power Supplies and Flyback Power Converters, including:

- Power Adapters
- Open-Frame SMPS; Specifically for SMPS with Surge-Current Output, such as for Printer, Scanner, Motor Drivers

Description

The FAN6749 highly integrated PWM controller enhances the performance of flyback converters. To minimize standby power consumption, a proprietary Green-Mode function continuously decreases the switching frequency under light-load conditions. Under zero-load conditions, the power supply enters Burst Mode and completely shuts off PWM output. Green Mode helps power supplies meet international power conservation requirements.

The FAN6749 is designed for SMPS with surge-current output and incorporates a two-level Over-Current Protection (OCP) function. Besides the cycle-by-cycle current limiting, two-level OCP can handle peak loading within a specified delay time.

FAN6749 also integrates a frequency-hopping function that helps reduce EMI emission of a power supply with minimum line filters. Built-in synchronized slope compensation helps achieve stable peak-current control. To keep constant output power limit over universal AC input range, the current limit and OCP threshold voltage are adjusted according to AC line voltage detected by the HV pin. Gate output is clamped at 14.5 V to protect the external MOSFET from over-voltage damage.

Other protection functions include: AC input brownout protection with hysteresis, Short-Circuit Protection (SCP) for output-short condition, and  $V_{DD}$  Over-Voltage Protection (OVP). For over-temperature protection, an external NTC thermistor can be applied to sense the ambient temperature. When OLP, OCP, SCP,  $V_{DD}$  OVP, or OTP is activated, an internal latch circuit latches off the controller. The latch resets when  $V_{DD}$  is removed.


OVP	OCP	OLP	OTP	SCP
Latch	Latch	Latch	Latch	Latch


There are three differences from FAN6748 to FAN6749:

- Over-current protection debounce time is extended to 1400 ms.
- Brown-out debounce time is extended to 100 ms.
- No SENSE short-circuit protection function.

#### **Ordering Information**

Part Number	Operating Temperature Range	Package	Packing Method
FAN6749MLM	-40 to +105°C	8-Pin Small Outline Package (SOP)	Reel & Tape





## **Pin Definitions**

Pin #	Name	Description
1	GND	Ground Pin. A 0.1 µF decoupling capacitor between VDD and GND is recommended.
2	FB	<b>Feedback Pin</b> . The output voltage feedback information from the external compensation circuit is fed into this pin. The PWM duty cycle is determined by comparing the FB signal with current-sense signal from the SENSE pin.
3	NC	No Connection
4	HV	<b>High-Voltage Startup</b> . The HV pin is typically connected to the AC line input through an external diode and a resistor ( $R_{HV}$ ). This pin is used not only to charge $V_{DD}$ capacitor during startup, but also to sense the line voltage. The line voltage information is used for brown-out protection and power limit line compensation.
5	RT	<b>Over-Temperature Protection</b> . An external NTC thermistor is connected from this pin to the GND pin. Once the voltage of the RT pin drops below the threshold voltage, the controller latches off the PWM. The RT pin also provides external latch protection. If the RT pin is not connected to an NTC resistor for over-temperature protection, place a 100 k $\Omega$ resistor to ground to prevent noise interference.
6	SENSE	<b>Current Sense</b> . The sensed voltage is used for peak-current-mode control, over-current protection, short-circuit protection, and cycle-by-cycle current limiting.
7	VDD	<b>Power Supply of IC</b> . A holdup capacitor typically connects from this pin to ground. A rectifier diode in series with the transformer auxiliary winding connects to this pin to supply bias during normal operation.
8	GATE	<b>Gate Drive Output</b> . The totem-pole output driver for the power MOSFET; internally limited to $V_{GATE-CLAMP}$ .

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Parameter				
V <sub>DD</sub>	DC Supply Voltage <sup>(1,2)</sup>			30	V	
V <sub>FB</sub>	FB Pin Input Voltage		-0.3	7.0	V	
V <sub>SENSE</sub>	SENSE Pin Input Voltage		-0.3	7.0	V	
V <sub>RT</sub>	RT Pin Input Voltage		-0.3	7.0	V	
V	Continuous Input Voltage			500	v	
V <sub>HV</sub>	Pulse Input Voltage <sup>(3)</sup>		640	v		
P <sub>D</sub>	Power Dissipation ( $T_A < 50^{\circ}C$ )			400	mW	
$\Theta_{JA}$	Thermal Resistance (Junction-to-Air)			150	°C/W	
TJ	Operating Junction Temperature		-40	+125	°C	
T <sub>STG</sub>	Storage Temperature Range	-55	+150	°C		
TL	Lead Temperature (Wave Soldering or IR, 10 Seco		+260	°C		
	Human Body Model <sup>(4)</sup> , JEDEC:JESD22-A114	All Pins Except HV Pin		6	kV	
ESD	Charged Device Model <sup>(4)</sup> , JEDEC:JESD22-C101	All Pins Except HV Pin		2	kV	

Notes:

1. All voltage values, except differential voltages, are given with respect to the network ground terminal.

2. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

3. Duration of pulse input voltage is less than or equal to  $\leq 1$  second.

4. ESD with the HV pin CDM=1000 V and HBM=500 V.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.


	Symbol	Parameter	Min.	Тур.	Max.	Unit
ĺ	R <sub>HV</sub>	HV Startup Resistor	150	200	250	kΩ


FAN6749 —
Ξ
ighly
Integrated
Ultra
0
grated Ultra Green-Mode PWM Controlle
D
М
Controller

### **Electrical Characteristics**


 $V_{\text{DD}}\text{=}15~\text{V}$  and  $T_{\text{A}}\text{=}25^{\circ}\text{C}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub> Secti	ion		•			
V <sub>OP</sub>	Continuously Operating Voltage	Limited by V <sub>DD</sub> OVP			25	V
$V_{\text{DD-ON}}$	Threshold Voltage to Startup	V <sub>DD</sub> Rising	16	17	18	V
$V_{\text{DD-OFF}}$	Threshold Voltage to Stop Switching in Protection Mode	V <sub>DD</sub> Falling	10	11	12	V
$V_{\text{DD-OLP}}$	Threshold Voltage to Turn On HV Startup in Protection Mode	V <sub>DD</sub> Falling	6.5	7.5	8.5	V
V <sub>UVLO</sub>	Threshold Voltage to Stop Switching in Normal Mode	V <sub>DD</sub> Falling	6.0	6.5	7.0	V
V <sub>RESTART</sub>	Threshold Voltage to Enable HV Startup to Charge V <sub>DD</sub> in Normal Mode	V <sub>DD</sub> Falling	4.5	5.0	5.5	v
V <sub>DD-LH</sub>	Threshold Voltage to Release Latch Mode	V <sub>DD</sub> Falling	3.5	4.0	4.5	V
V <sub>DD-AC</sub>	Threshold Voltage on VDD Pin for Disable Brown-in to Avoid Startup Failure		V <sub>UVLO</sub> +2.5	V <sub>UVLO</sub> +3	V <sub>UVLO</sub> +3.5	v
V <sub>DD-SCP</sub>	Threshold Voltage on VDD Pin for Short-Circuit Protection (SCP)	V <sub>FB</sub> > V <sub>FB-OLP</sub>	V <sub>DD-OFF</sub> +1.0	V <sub>DD-OFF</sub> +1.5	V <sub>DD-OFF</sub> +2.0	V
t <sub>D-SCP</sub>	Debounce Time for SCP	V <sub>FB</sub> >V <sub>FB-OLP</sub> & V <sub>DD</sub> < V <sub>DD-SCP</sub>	12	17	22	ms
I <sub>DD-ST</sub>	Startup Current	V <sub>DD-ON</sub> – 0.16 V			30	μA
I <sub>DD-OP1</sub>	Supply Current in PWM Operation	V <sub>DD</sub> =20 V, V <sub>FB</sub> = 3 V Gate Open		1.8	2.4	mA
I <sub>DD-OP2</sub>	Supply Current when PWM Stops	V <sub>DD</sub> =15 V, V <sub>FB</sub> < 1.4 V		1.0	1.9	mA
I <sub>LH</sub>	Operating Current when V <sub>DD</sub> <v<sub>DD- OFF in Protection Mode</v<sub>	V <sub>DD</sub> = 5 V	100	120	140	μA
I <sub>DD-OLP</sub>	Internal Sink Current	V <sub>DD-OLP</sub> +0.1 V	265	325	385	μA
V <sub>DD-OVP</sub>	Threshold Voltage for V <sub>DD</sub> Over- Voltage Protection		28.5	29.0	29.9	V
t <sub>D-VDDOVP</sub>	V <sub>DD</sub> Over-Voltage Protection Debounce Time		160	200	240	μs





Continued on the following page...



V<sub>DD-AC</sub>

UVLO

- iaure	6.		& AC	Recove	erv
- gaio	••	• DD-AC	<i>a no</i>	1.00010	<i>יי</i> ש

Symbol	Parameter	C	onditions		Min.	Тур.	Max.	Unit	
HV Section	on								
I <sub>HV</sub>	Supply Current from HV Pin	V <sub>DC</sub> =120 V, V <sub>D</sub>	<sub>D</sub> =0 V		2.0	3.5	5.0	mA	
I <sub>HV-LC</sub>	Leakage Current after Startup	HV=500 V, V <sub>DD</sub>	s=V <sub>DD-OFF</sub> +1	/		1	20	μA	
V <sub>AC-OFF</sub>	Threshold Voltage for Brownout	DC Source Ser	ies R=200 kΩ	to HV Pin	90	100	110	v	
V <sub>AC-ON</sub>	Threshold Voltage for Brown-In	DC Source Ser	ies R=200 kΩ	to HV Pin	100	110	120	V	
$\Delta V_{AC}$	V <sub>AC-ON</sub> - V <sub>AC-OFF</sub>	DC Source Ser	ies R=200 kΩ	to HV Pin	8	10	17	V	
	Line Veltage Sample Cuele <sup>(7)</sup>	$V_{FB} > V_{FB-N}$			170	200	230		
t <sub>S-CYCLE</sub>	Line Voltage Sample Cycle <sup>(7)</sup>	V <sub>FB</sub> < V <sub>FB-G</sub>		400	520	640	μs		
t <sub>H-TIME</sub>	Line Voltage Hold Period <sup>(7)</sup>				18	23	28	μs	
	Peak Line Voltage Data	$V_{FB} > V_{FB-N}$			20	24	28		
t <sub>update</sub>	Update Cycle for High / Low Line Compensation <sup>(7)</sup>	V <sub>FB</sub> = V <sub>FB-G</sub>		64	72	80	ms		
t <sub>D-AC-OFF</sub>	Debounce Time for Brownout				70	100	130	ms	
Oscillato	r Section						- / 1		
4		\/	Center Free	quency	62	65	68		
f <sub>osc</sub>	Switching Frequency when V <sub>FB</sub> >	V <sub>FB-N</sub>	Hopping Ra	ange	±3.5	±4.0	±4.5	kHz	
t <sub>HOP</sub>	Hopping Period				16	20	24	ms	
£	Quitobing Frequency M/bon M	->/	Center Free	quency	20	24	28		
f <sub>OSC-G</sub>	Switching Frequency When V <sub>FB</sub>	►VFB-G	Hopping Ra	ange	±1.25	±1.55	±1.85	- kHz	
$f_{DV}$	Frequency Variation vs. V <sub>DD</sub> Dev	/iation	V <sub>DD</sub> =11 V to	o 22 V			5	%	
f <sub>DT</sub>	Frequency Variation vs. Temperature Deviation		T <sub>A</sub> =-40 to 1	05°C			5	%	


Continued on the following page...


### Electrical Characteristics (Continued)

 $V_{\text{DD}}\text{=}15~\text{V}$  and  $T_{\text{A}}\text{=}25^{\circ}\text{C}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Feedbacl	k Input Section					
A <sub>V</sub>	Input Voltage to Current-Sense Attenuation		1/4.5	1/4.0	1/3.5	V/V
Z <sub>FB</sub>	FB Internal Pull-High Impedance		15	17	19	kΩ
$V_{\text{FB-OPEN}}$	FB internal Biased Voltage	FB Pin Open	5.2	5.4	5.6	V
$V_{\text{FB-OLP}}$	Threshold Voltage for OLP		4.3	4.6	4.9	V
t <sub>D-OLP</sub>	Debounce Time for OLP		40	56	72	ms
$V_{\text{FB-N}}$	Threshold Voltage for Maximum Switching Frequency	Pin, FB Voltage(V <sub>FB</sub> =V <sub>FB-N</sub> )	2.5	2.7	2.9	V
$V_{\text{FB-G}}$	Threshold Voltage for Minimum Switching Frequency	Pin, FB Voltage(V <sub>FB</sub> =V <sub>FB-G</sub> )	2.05	2.25	2.45	V
S <sub>G</sub>	Slope for Green-Mode Modulation			85		Hz/m\
V <sub>FB-ZDCR</sub>	Threshold Voltage for Zero Duty Cycle Recovery		1.9	2.1	2.3	V
V <sub>FB-ZDC</sub>	Threshold Voltage for Zero Duty Cycle		1.8	2.0	2.2	V
V <sub>FB-ZDCR</sub> - V <sub>FB-ZDC</sub>	Zero Duty Cycle Hysteresis		0.05	0.10	0.15	V
	Sense Section					
t <sub>PD</sub>	Delay to Output			65	200	ns
t <sub>LEB</sub>	Leading-Edge Blanking		230	270	310	ns
V <sub>LIMIT-L</sub>	Current Limit Level at Low Line (V <sub>AC-RMS</sub> =86 V)	V <sub>DC</sub> =122 V, Series R=200 kΩ to HV	0.790	0.825	0.860	V
V <sub>LIMIT-H</sub>	Current Limit Level at High Line (V <sub>AC-RMS</sub> =259 V)	V <sub>DC</sub> =366 V, Series R=200 kΩ to HV	0.690	0.725	0.760	V
V <sub>OCP-L</sub>	OCP Trigger Level at Low Line (V <sub>AC-RMS</sub> =86 V)	$V_{DC}$ =122 V, eries R=200 k $\Omega$ to HV	0.45	0.48	0.51	V
V <sub>OCP-H</sub>	OCP Trigger Level at High Line (V <sub>AC-RMS</sub> =259 V)	V <sub>DC</sub> =366 V, Series R=200 kΩ to HV	0.39	0.42	0.45	V
t <sub>ss</sub>	Soft-start time	Startup Time	4.5	6.0	7.5	ms
t <sub>D-OCP</sub>	Debounce Time for OCP	V <sub>SENSE</sub> >V <sub>OCP</sub>	1000	1400	1800	ms

Continued on the following page...





### Electrical Characteristics (Continued)

 $V_{\text{DD}}\text{=}15$  V and  $T_{\text{A}}\text{=}25^\circ\text{C}$  unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
GATE Se	ction		1	•	1	
D <sub>MAX</sub>	Maximum Duty Cycle		80	85	90	%
$V_{\text{GATE-L}}$	Gate Low Voltage	V <sub>DD</sub> =15 V, I <sub>O</sub> =50 mA			1.5	V
$V_{\text{GATE-H}}$	Gate High Voltage	V <sub>DD</sub> =12 V, I <sub>O</sub> =50 mA	8			V
t <sub>r</sub>	Gate Rising Time (20-80%)	V <sub>DD</sub> =15 V, C <sub>L</sub> =1 nF	60	75	90	ns
t <sub>f</sub>	Gate Falling Time (80-20%)	V <sub>DD</sub> =15 V, C <sub>L</sub> =1 nF	15	25	35	ns
I <sub>GATE-SINK</sub>	Gate Sink Current <sup>(7)</sup>	V <sub>DD</sub> =15 V	300			mA
I <sub>GATE-SOURCE</sub>	Gate Sourcing Current <sup>(7)</sup>	V <sub>DD</sub> =15 V, GATE=6 V	250			mA
V <sub>GATE-CLAMP</sub>	Gate Output Clamping Voltage	V <sub>DD</sub> =22 V	11.0	14.5	18.0	V
<b>RT Sectio</b>	n					
I <sub>RT</sub>	Output Current of RT Pin		90	100	110	μA
V <sub>RTTH1</sub>	Threshold Voltage for Over-Temperature Protection	$0.7 V < V_{RT} < 1.05 V$ , After 14 ms Latch Off	1.015	1.050	1.085	V
V <sub>RTTH2</sub>	Threshold Voltage for Latch Triggering	$V_{RT} < 0.7 V$ , After 165 µs Latch Off	0.65	0.70	0.75	V
R <sub>OTP</sub>	Maximum External Resistance of RT Pin to Trigger Latch Protection		9.66	10.50	11.34	kΩ
t <sub>D-OTP1</sub>	Debounce Time for Over-Temperature Protection Triggering	$V_{RTTH2} < V_{RT} < V_{RTTH1}$	11	14	18	ms
t <sub>D-OTP2</sub>	Debounce Time for Latch Triggering	V <sub>RT</sub> < V <sub>RTTH2</sub>	90	165	240	μs
Over-Tem	perature Protection Section (OTP)					
T <sub>OTP</sub>	Protection Junction Temperature <sup>(5,7)</sup>		+135		°C	
T <sub>Restart</sub>	Restart Junction Temperature <sup>(6,7)</sup>		Т <sub>отр</sub> - 25		°C	


Notes:

5. When activated, the output is disabled and the latch is turned off.

6. The threshold temperature for enabling the output again and resetting the latch after OTP has been activated.


7. Guaranteed by design.





100 125





#### **Functional Description**

#### **Current Mode Control**

FAN6749 employs peak current mode control, as shown in Figure 24. An opto-coupler (such as the H11A817A) and a shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the  $R_{sense}$  resistor makes it possible to control the switching duty cycle. The built-in slope compensation stabilizes the current loop and prevents sub-harmonic oscillation.





Figure 24. Current Mode Control Circuit Diagram

#### **Green-Mode Operation**

FAN6749 modulates the PWM frequency as a function of the FB voltage to improve the medium- and light-load efficiency, as shown in Figure 25. Since the output power is proportional to the FB voltage in current mode control, the switching frequency decreases as load decreases. In heavy-load conditions, the switching frequency is fixed at 65 kHz. Once V<sub>FB</sub> decreases below V<sub>FB-N</sub> (2.7 V), the PWM frequency starts linearly decreasing from 65 kHz to 24 kHz to reduce switching losses. As V<sub>FB</sub> drops to V<sub>FB-G</sub> (2.25 V), where switching frequency is decreased to 24 kHz, the switching frequency is fixed to avoid acoustic noise.

When  $V_{FB}$  falls below  $V_{FB-ZDC}$  (2.0 V) as load decreases further, FAN6749 enters Burst Mode, where PWM switching is disabled. Then the output voltage starts to drop, causing the feedback voltage to rise. Once  $V_{FB}$ rises above  $V_{FB-ZDCR}$  (2.1 V), switching resumes. Burst Mode alternately enables and disables switching, thereby reducing switching loss for lower power consumption, as shown in Figure 26



#### **Operating Current**

In normal condition, operating current is around 1.8 mA (I<sub>DD-OP1</sub>); when V<sub>FB</sub><1.4 V, operating current is further reduced to 1 mA (I<sub>DD-OP2</sub>) by disabling several blocks of FAN6749. The low operating current improves light-load efficiency and reduces the requirement of V<sub>DD</sub> hold-up capacitance.

#### **High-Voltage Startup and Line Sensing**

The HV pin is typically connected to the AC line input through an external diode and a resistor (R<sub>HV</sub>), as shown in Figure 27. When AC line voltage is applied, the V<sub>DD</sub> hold-up capacitor is charged by the line voltage through the diodes and resistor. After V<sub>DD</sub> voltage reaches the turn-on threshold voltage (V<sub>DD-ON</sub>), the startup circuit charging V<sub>DD</sub> capacitor is switched off and V<sub>DD</sub> is supplied by the auxiliary winding of the transformer. Once FAN6749 starts up, it continues operation until V<sub>DD</sub> drops below 6.5 V (V<sub>UVLO</sub>). The IC startup time with a given AC line input voltage is given as:

$$t_{STARTUP} = R_{HV} \cdot C_{DD} \cdot \ln \frac{V_{AC-IN} \cdot \frac{\sqrt{2}}{\pi}}{V_{AC-IN} \cdot \frac{\sqrt{2}}{\pi} - V_{DD-ON}}$$
(1)




Figure 27. Startup Circuit

The HV pin detects the AC line voltage using a switched voltage divider that consists of external resistor ( $R_{HV}$ ) and internal resistor ( $R_{LS}$ ), as shown in Figure 27. The internal line-sensing circuit detects line voltage using a sampling circuit and a peak-detection circuit. Since the voltage divider causes power consumption when it is switched on, the switching is driven by a signal with a very narrow pulse width to minimize power loss. The sampling frequency is adaptively changed according to the load condition to minimize the power consumption in the light-load condition.

Based on the detected line voltage, brown-in and brownout thresholds are determined as:

$$V_{BROWN-IN} (RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-ON}}{\sqrt{2}}$$
(2)

$$V_{BROWN-OUT} (RMS) = \frac{R_{HV}}{200k} \cdot \frac{V_{AC-OFF}}{\sqrt{2}}$$
(3)

Since the internal resistor ( $R_{LS}$ =1.62 k $\Omega$ ) of the voltage divider is much smaller than  $R_{HV}$ , the thresholds are given as s function of  $R_{HV}$ .

Note that  $V_{DD}$  must be larger than  $V_{DD-AC}$  to start up, even though sensed line voltage satisfies Equation 2.

#### High/Low Line Compensation for Constant Power Limit

FAN6749 has cycle-by-cycle current limit, as shown in Figure 28, which limits the maximum input power with a given input voltage. If the output consumes beyond this maximum power, the dropping output voltage triggers the overload protection.

As shown in Figure 28, the high/low line compensation block adjusts the current limit level,  $V_{\text{LIMIT}}$ , based on the line voltage. Figure 29 shows how the cycle-by-cycle current-limit level changes with the line voltage for different  $R_{\text{HV}}$  resistors. To maintain the constant output power limit regardless of line voltage, the cycle-by-cycle current limit level,  $V_{\text{LIMIT}}$ , decreases as line voltage increases. The current-limit level is also proportional to the  $R_{\text{HV}}$  resistor value and power limit level can be tuned using different  $R_{\text{HV}}$  resistors.




Figure 28. Cycle-by-Cycle Current-Limit Circuit





Figure 29. Current Limit vs. Line Voltage

#### **Two-Level Over-Current Protection (OCP)**

Other than cycle-by-cycle current limiting, FAN6749 applies another threshold voltage,  $V_{OCP}$ , for current sense. As shown in Figure 28, when peak of  $V_{SENSE}$  exceeds  $V_{OCP}$  at each pulse for a period of time,  $t_{D-OCP}$ ; over-current protection (OCP) is triggered. This protection is designed for applications with surge-current outputs. If a peak load is present for less than  $t_{D-OCP}$ , the controller operates as usual. If the peak load continues longer than  $t_{D-OCP}$ , GATE output is stopped to protect the converter from overload condition.

Like V<sub>LIMIT</sub>, the V<sub>OCP</sub> is adjusted by high/low line compensation block to maintain a constant over-current protection level, regardless of line voltage. Figure 31 shows how V<sub>OCP</sub> changes with the line voltage with different R<sub>HV</sub> resistors.

When OCP is triggered, it is recommended to have  $V_{FB}$ - $V_{FB-N}$  for whole AC input range.  $V_{FB}$ - $V_{FB-N}$  ensures switching frequency is fixed at 65 kHz. If OCP is triggered in the frequency-reduction region ( $V_{FB}$ - $V_{FB-N}$ ), output current is reduced due to lower switching frequency. It causes the difference of OCP-triggering point between high and low AC input voltages.



#### Short Circuit Protection (SCP)

The V<sub>DD</sub> voltage decreases every time the output of the power supply is shorted because the impedance at secondary windings becomes far lower than at auxiliary winding and currents choose the low-impedance path. When V<sub>FB</sub> is larger than V<sub>FB-OLP</sub> over a debounce time of t<sub>D-SCP</sub>; if V<sub>DD</sub> is lower than V<sub>DD-SCP</sub>, PWM output is latched off.

#### **Under-Voltage Lockout (UVLO)**

As shown in Figure 32, as long as protection is not triggered, the turn-off threshold of  $V_{DD}$  is fixed internally at  $V_{UVLO}$  (6.5 V). When a protection is triggered, the  $V_{DD}$  level to terminate PWM gate switching is changed to  $V_{DD-OFF}$  (11 V), as shown in Figure 33. When  $V_{DD}$  drops below  $V_{DD-OFF}$ , the switching is terminated and the operating current from  $V_{DD}$  is reduced to  $I_{DD-OLP}$ , to slow down the discharge of  $V_{DD}$  until  $V_{DD}$  reaches  $V_{DD-OLP}$ . This delays restart after shutdown by protection to minimize the input power and voltage/current stress of switching devices during fault condition.




Figure 33. V<sub>DD</sub> UVLO in Protection Mode

#### Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time,  $t_{LEB}$ , is introduced. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

#### Gate Output / Soft Driving

The BiCMOS output stage has a fast totem-pole gate driver. The output driver is clamped by an internal 14.5 V Zener diode to protect power MOSFET gate from over voltage. A soft driving is implemented to minimize electromagnetic interference (EMI) by reducing the switching noise.

#### V<sub>DD</sub> Over-voltage Protection (OVP)

 $V_{DD}$  over-voltage protection prevents IC damage from over-voltage exceeding the IC voltage rating. When the  $V_{DD}$  voltage exceeds 29 V, the protection is triggered. This protection is typically caused by an open circuit in the secondary-side feedback network.

#### Soft-Start

FAN6749 has an internal soft-start circuit that progressively increases the cycle-by-cycle current limit level of the MOSFET for 6 ms during startup to establish the correct working conditions for transformers and capacitors to operate.

#### **Over-Temperature Protection (OTP)**

The RT pin provides adjustable Over-Temperature Protection (OTP) and an external latch-triggering function. For OTP application, an NTC thermistor,  $R_{NTC}$ , usually in series with a resistor,  $R_A$ , is connected between the RT pin and ground. The internal current source,  $I_{RT}$ , (100 µA) introduces voltage on RT as:

$$V_{RT} = I_{RT} \cdot (R_{NTC} + R_A) \tag{4}$$


At high ambient temperature,  $R_{\text{NTC}}$  decreases, which reduces  $V_{\text{RT}}$ . When  $V_{\text{RT}}$  is lower than  $V_{\text{RTH1}}$  (1.050 V) for longer than  $t_{\text{D-OTP1}}$  (14 ms), the protection is triggered and FAN6749 enters Latch Mode protection.

The OTP can be also trigged by pulling down the RT pin voltage using an opto-coupler or transistor. Once  $V_{\text{RT}}$  is less than  $V_{\text{RTTH2}}$  (0.7 V) for longer than  $t_{\text{D-OTP2}}$  (165  $\mu$ s), the protection is triggered and FAN6749 enters Latch Mode protection.

When V<sub>FB</sub> falls below 1.9 V, the RT pin function is disabled for lower power consumption. If OTP is not used, place a 100 k $\Omega$  resistor between this pin and ground to prevent noise interference.

#### **Noise Immunity**

Noise on the current sense or control signal may cause significant pulse-width jitter, particularly in continuousconduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FAN6749, and increasing the power MOS gate resistance improve performance.



#### FAIRCHILD EMICONOLICTO TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. 2Cool F-PFS PowerTrench® The Power Franchise® AccuPower™ FRFET® PowerXS<sup>TI</sup> p wer Global Power Resource<sup>™</sup> AX-CAPTM\* Programmable Active Droop™ franch GreenBridge™ OFET BitSiC™ TinyBoost™ QSTM Green FPS™ Build it Now™ TinyBuck™ Green FPS™ e-Series™ Ouiet Series™ CorePLUS™ TinyCalc™ RapidConfigure™ CorePOWER™ Gmax™ TinyLogic<sup>®</sup> **GTO™** )™ **CROSSVOLT™ TINYOPTO™** IntelliMAX<sup>™</sup> CTL<sup>TM</sup> Saving our world, 1mW/W/kW at a time™ TinyPower™ **ISOPLANAR**<sup>TM</sup> Current Transfer Logic™ SignalWise™ TinyPWM™ DEUXPEED Making Small Speakers Sound Louder TinyWire™ SmartMax™ Dual Cool™ and Better SMART START TranSiC™ EcoSPARK<sup>®</sup> MegaBuck™ Solutions for Your Success™ TriFault Detect™ EfficientMax™ MICROCOUPLER™ TRUECURRENT®\* SPM® ESBC™ MicroFET™ **STEALTH™** սSerDes™ 6 MicroPak™ SuperFET<sup>®</sup> MicroPak2™ SuperSOT™-3 Fairchild® Miller Drive™ SuperSOT™-6 UHC® Fairchild Semiconductor® MotionMax<sup>™</sup> SuperSOT™-8 Ultra FRFET™ FACT Quiet Series™ mWSaver™ SupreMOS<sup>®</sup> FACT UniFET™ FAST® OptoHiT™ SyncFET™ VCX™ **OPTOLOGIC**<sup>®</sup> Sync-Lock™ FastvCore™ VisualMax™ **OPTOPLANAR® FETBench™** VoltagePlus™ FlashWriter®\* XS™ læ. **FPS<sup>n</sup>** \* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized Sources. Fairchild is command this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 162

AN6749 — Highly Integrated Ultra Green-Mode PWM Controller