

December 2012

# FAN5354 3 MHz, 3 A Synchronous Buck Regulator

### **Features**

- 3 MHz Fixed-Frequency Operation
- Best-in-Class Load Transient
- 3 A Output Current Capability
- 2.7 V to 5.5 V Input Voltage Range
- Adjustable Output Voltage: 0.8 to 2.0 V
- PFM Mode for High Efficiency in Light Load (Forced PWM Available on MODE Pin)
- Minimum PFM Frequency Avoids Audible Noise
- 270 µA Typical Quiescent Current in PFM Mode
- External Frequency Synchronization
- Low Ripple Light-Load PFM Mode with Forced PWM Control
- Power Good Output
- Internal Soft-Start
- Input Under-Voltage Lockout (UVLO)
- Thermal Shutdown and Overload Protection
- 12-Lead 3x3.5 mm MLP

# **Applications**

- Set-Top Box
- Hard Disk Drive
- Communications Cards
- DSP Power

# **Description**

The FAN5354 is a step-down switching voltage regulator that delivers an adjustable output from an input voltage supply of 2.7 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN5354 is capable of delivering 3 A at over 85% efficiency, while maintaining a very high efficiency of over 80% at load currents as low as 2 mA. The regulator operates at a nominal fixed frequency of 3 MHz, which reduces the value of the external components to 470 nH for the output inductor and 10  $\mu F$  for the output capacitor. Additional output capacitance can be added to improve regulation during load transients without affecting stability and inductance up to 1.2  $\mu H$  may be used with additional output capacitance.

At moderate and light loads, pulse frequency modulation (PFM) is used to operate the device in power-save mode with a typical quiescent current of 270  $\mu A.$  Even with such a low quiescent current, the part exhibits excellent transient response during large load swings. At higher loads, the system automatically switches to fixed-frequency control, operating at 3 MHz. In shutdown mode, the supply current drops below 1  $\mu A$ , reducing power consumption. PFM mode can be disabled if constant frequency is desired. To avoid audible noise, the regulator limits its minimum PFM frequency. The FAN5354 is available in 12-lead 3x3.5 mm MLP package.




Figure 1. Typical Application

# **Ordering Information**

Part Number	Temperature Range	Package	Packing Method		
FAN5354MPX	-40 to 85°C	MLP-12, 3 x 3.5 mm	Tape and Reel		

Table 1. Recommended External Components for 3 A Maximum Load Current

Component	Description	Vendor	Parameter	Тур.	Units
	IHLP1616ABER47M01 (Vishay)	L	0.47	μН	
L1	470 nH Nominal	SD12-R47-R (Coiltronics) VLC5020T-R47N (TDK) (TDK) LQH55PNR47NT0 (Murata)	DCR	20	mΩ
Соит	2 Pieces 10 μF, 6.3 V, X5R, 0805	GRM21BR60J106M (Murata) C2012X5R0J106M (TDK)	С	10.0	μF
C <sub>IN</sub>	10 μF, 6.3 V, X5R, 0805	C2012X31(03100IWI (1DIK)			
C <sub>IN1</sub>	10 nF, 25 V, X7R, 0402	GRM155R71E103K (Murata) C1005X7R1E103K (TDK)	С	10	nF
C <sub>VCC</sub>	4.7 μF, 6.3 V, X5R, 0603	GRM188R60J475K (Murata) C1608X5R0J475K (TDK)	С	4.7	μF
R3 <sup>(1)</sup>	Resistor: 1 Ω 0402	Any	R	1	Ω

#### Note:

# **Pin Configuration**




Figure 2. 12-Pin, 3 x 3.5 mm MLP (Top View)

### **Pin Definitions**

Pin#	Name	Description	
1	FB	FB. Connect to resistor divider. The IC regulates this pin to 0.8 V.	
2	VOUT	VOUT. Sense pin for VOUT. Connect to COUT.	
3, 4	PGND	<b>Power Ground</b> . Low-side MOSFET is referenced to this pin. CIN and COUT should be returned with a minimal path to these pins.	
5, 6	SW	Switching Node. Connect to inductor.	
P1	GND	<b>Ground.</b> All signals are referenced to this pin. (2)	
7, 8	PVIN	Power Input Voltage. Connect to input power source. Connect to CIN with minimal path.	
9	VCC	<b>IC Bias Supply</b> . Connect to input power source. Use a separate bypass capacitor CVCC from this pin to the P1 GND terminal between pins 1 and 12.	
10	EN	Enable. The device is in shutdown mode when this pin is LOW. Do not leave this pin floating.	
11	PGOOD	Power Good. This open-drain pin pulls LOW if the output falls out of regulation or is in soft-start.	
12	MODE	<b>MODE / Sync</b> . A logic 0 allows the IC to automatically switch to PFM during light loads. When held HIGH, the IC to stays in PWM mode. The regulator also synchronizes its switching frequency to the frequency provided on this pin. Do not leave this pin floating.	

### Note:

2. P1 is the bottom heat-sink pad. Ground plane should flow through pins 3, 4, and P1 and can be extended through pin 11 if PGOOD's function is not required, and through pin 12 if MODE is to be grounded, to improve IC cooling.

<sup>1.</sup> R3 is optional and improves IC power supply noise rejection. See Layout recommendations for more information.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Units	
	SW, PVIN, VCC Pins	IC Not Switching	-0.3	7.0	V	
$V_{IN}$	SVV, FVIIV, VCC FIIIS	IC Switching	-0.3	6.5	V	
	Other Pins		-0.3	$V_{CC} + 0.3^{(3)}$	V	
V <sub>INOV_SLEW</sub>	Maximum Slew Rate of VIN Above 6.5 V, PWM Switching			15	V/ms	
R <sub>PGOOD</sub>	Pull-Up Resistance from PGOOD to VCC		1		$k\Omega$	
ESD	Electrostatic Discharge Human Body Model per JESD22-A114		2		kV	
E9D	Protection Level	Charged Device Model per JESD22-C101		2	KV	
TJ	Junction Temperature		-40	+150	°C	
T <sub>STG</sub>	Storage Temperature		-65	+150	°C	
T <sub>L</sub>	Lead Soldering Temperature, 10	) Seconds		+260	°C	

### Note:

3. Lesser of 7.0 V or  $V_{CC}$ +0.3 V.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Тур.	Max.	Units
$V_{CC}$ , $V_{IN}$	Supply Voltage Range	2.7		5.5	V
V <sub>OUT</sub>	Output Voltage Range	0.8		2.0	V
I <sub>OUT</sub>	Output Current	0		3	Α
L	Inductor	0.47			μH
C <sub>IN</sub>	Input Capacitor				μF
C <sub>OUT</sub>	Output Capacitor		20	y y	μF
T <sub>A</sub>	Operating Ambient Temperature	-40		+85	°C
TJ	Operating Junction Temperature	-40		+125	°C

# **Thermal Properties**

Symbol	Parameter	Typical	Units
$\theta_{JA}$	Junction-to-Ambient Thermal Resistance <sup>(4)</sup>	46	°C/W

### Note:

4. Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 1s2p boards in accordance to JESD51- JEDEC standard. Special attention must be paid not to exceed junction temperature T<sub>J(max)</sub> at a given ambient temperate T<sub>A</sub>.

# **Electrical Characteristics**

Minimum and maximum values are at  $V_{IN}$ =2.7 V to 5.5 V,  $T_A$ =-40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$ =25°C,  $V_{IN}$ =5 V.

<b>Symbol</b>	Parameter	Conditions	Min.	Тур.	Max.	Units
Power St	upplies		•		•	
	Out a sent Oursent	I <sub>LOAD</sub> =0, MODE=0		270		μА
ΙQ	Quiescent Current	I <sub>LOAD</sub> =0, MODE=1 (Forced PWM)		14		mA
I <sub>SD</sub>	Shutdown Supply Current	EN=GND		0.1	3.0	μА
	Lindon Valtona Lankavit Throobald	V <sub>IN</sub> Rising		2.83	2.95	V
$V_{UVLO}$	Under-Voltage Lockout Threshold	V <sub>IN</sub> Falling	2.10	2.30	2.40	V
V <sub>UVHYST</sub>	Under-Voltage Lockout Hysteresis			530		mV
Logic Pir	ıs					
$V_{IH}$	HIGH-Level Input Voltage		1.05			V
V <sub>IL</sub>	LOW-Level Input Voltage				0.4	V
V <sub>LHYST</sub>	Logic Input Hysteresis Voltage			100		mV
I <sub>IN</sub>	Input Bias Current	Input Tied to GND or V <sub>IN</sub>		0.01	1.00	μА
I <sub>OUTL</sub>	PGOOD Pull-Down Current	V <sub>PGOOD</sub> =0.4 V		7	1	mA
I <sub>OUTH</sub>	PGOOD HIGH Leakage Current	V <sub>PGOOD</sub> =V <sub>IN</sub>		0.01	1.00	μА
V <sub>OUT</sub> Reg	ulation		•			
.,	Output Reference DC Accuracy	T <sub>A</sub> =25°C	0.792	0.800	0.808	V
$V_{REF}$	Measured at FB Pin		0.788	0.800	0.812	V
$V_{REG}$	V <sub>OUT</sub> DC Accuracy	At V <sub>OUT</sub> Pin W.R.T. Calculated Value, I <sub>LOAD</sub> =500 mA	1.6		+1.6	%
$\frac{\Delta V_{OUT}}{\Delta I_{LOAD}}$	Load Regulation	I <sub>OUT(DC)</sub> =1 to 3 A		-0.03		%/A
$\frac{\Delta V_{OUT}}{\Delta V_{IN}}$	Line Regulation	2.7 V ≤ V <sub>IN</sub> ≤ 5.5 V, I <sub>OUT(DC)</sub> =1.5 A		0.01		%/V
	Transient Response	I <sub>LOAD</sub> Step 0.1 A to 1.5 A, t <sub>r</sub> =t <sub>f</sub> =100 ns, V <sub>OUT</sub> =1.2 V		±40		mV
Power S	witch and Protection					
R <sub>DS(ON)P</sub>	P-Channel MOSFET On Resistance			60	/	mΩ
R <sub>DS(ON)N</sub>	N-Channel MOSFET On Resistance			40		mΩ
I <sub>LIMPK</sub>	P-MOS Peak Current Limit		3.75	4.55	5.50	Α
T <sub>LIMIT</sub>	Thermal Shutdown			150		°C
T <sub>HYST</sub>	Thermal Shutdown Hysteresis		3/	20		°C
V	Input OVB Shutdown	Rising Threshold		6.2		V
$V_{SDWN}$	Input OVP Shutdown	Falling Threshold	5.50	5.85		V
Frequen	cy Control					7
f <sub>SW</sub>	Oscillator Frequency		2.7	3.0	3.3	MHz
f <sub>SYNC</sub>	MODE Pin Synchronization Range	External Square-Wave, 30% to 70% Duty Cycle	2.7	3.0	3.3	MHz
f <sub>PFM(MIN)</sub>	Minimum PFM Frequency	T <sub>A</sub> = 25°C, V <sub>IN</sub> = 5.0 V	17	26	36	kHz
Soft-Star	t					
	Book to South to Book to the	$R_{LOAD} \ge 5 \Omega$ , to $V_{OUT}$ =1.2 V		210	250	μS
t <sub>SS</sub>	Regulator Enable to Regulated V <sub>OUT</sub>	$R_{LOAD} \ge 5 \Omega$ , to $V_{OUT}=1.8 V$		340	420	μS
V <sub>SLEW</sub>	Soft-Start V <sub>REF</sub> Slew Rate			10		V/ms

Unless otherwise specified,  $V_{IN}$ =5 V,  $V_{OUT}$ =1.2 V, circuit of Figure 1, and components per Table 1.




Figure 3. Efficiency vs. I<sub>LOAD</sub> at V<sub>OUT</sub>=1.2 V




Figure 4. Efficiency vs. I<sub>LOAD</sub> at V<sub>OUT</sub>=1.8 V




Figure 5. Shutdown Supply Current vs.  $V_{\text{IN}}$ , EN=0




Figure 6. Quiescent Current in PFM vs. V<sub>IN</sub>, No Load




Figure 7. PFM / PWM Mode-Change Boundaries

Unless otherwise specified,  $V_{IN}$ =5 V,  $V_{OUT}$ =1.2 V, circuit of Figure 1, and components per Table 1.




Figure 8. Output Voltage Ripple vs. Load Current (See explanation on page 12)




Figure 9. Power Supply Rejection Ratio (PSRR)




Figure 10. PFM-to-PWM Mode Transition, Slowly Increasing Load Current, 2 µs/div.




Figure 11 PWM-to-PFM Mode Transition, Slowly Decreasing Load Current, 2 µs/div.




Figure 12. PFM frequency,  $I_{LOAD} = 0$ 

Unless otherwise specified, V<sub>IN</sub>=5 V, V<sub>OUT</sub>=1.2 V, circuit of Figure 1, and components per Table 1.

## **Load Transient Response** (Figure 13 – Figure 16). $I_{LOAD} t_R = t_F = 100 \text{ ns}$




Figure 13. MODE=0, 100 mA to 1.5 A to 100 mA, 5 µs/div.




Figure 14. 500 mA to 3 A to 500 mA, 5 µs/div.





Figure 15. MODE=1, 100 mA to 1.5 A to 100 mA, 5 μs/div. Figure 16. 24 mA to 500 mA to 24 mA, MODE=0, 5 μs/div.






Figure 17. Soft-Start, EN Voltage Raised After V<sub>IN</sub>=5 V,  $I_{LOAD}$ =0, 100  $\mu$ s/div.



Figure 18. Soft-Start, EN Pin Tied to VCC I<sub>LOAD</sub>=0, 1 ms/div.

Unless otherwise specified,  $V_{IN}$ =5 V,  $V_{OUT}$ =1.2 V, circuit of Figure 1, and components per Table 1.



Figure 19. Soft-Start, EN Pin Raised After V<sub>IN</sub>=5 V  $R_{LOAD}$ =400  $m\Omega$ ,  $C_{OUT}$ =100  $\mu F$ , 100  $\mu s$ /div.



Figure 20. Soft-Start, EN Pin Tied to VCC  $R_{LOAD}$ =400  $m\Omega$ ,  $C_{OUT}$ =100  $\mu F$ , 1 ms/div.



Figure 21. Line Transient Response in PWM Mode, 10  $\mu s/div.$ 



Figure 22. Line Transient Response in PFM Mode,  $10 \mu s/div$ .

Unless otherwise specified,  $V_{IN}$ =5 V,  $V_{OUT}$ =1.2 V, circuit of Figure 1, and components per Table 1.

# **Circuit Protection Response**




Figure 23. VOUT to GND Short Circuit, 200  $\mu s/div$ .

Figure 24. VOUT to GND Short Circuit, 5  $\mu s/div$ .




Figure 25. Over-Current at Startup, R<sub>LOAD</sub>=200 m $\Omega$ , 50 µs/div.

Figure 26. Progressive Overload, 200  $\mu\text{s}/\text{div}.$ 

# **Operation Description**

The FAN5354 is a step-down switching voltage regulator that delivers an adjustable output from an input voltage supply of 2.7 V to 5.5 V. Using a proprietary architecture with synchronous rectification, the FAN5354 is capable of delivering 3 A at over 80% efficiency. The regulator operates at a nominal frequency of 3 MHz at full load, which reduces the value of the external components to 470 nH for the output inductor and 20  $\mu F$  for the output capacitor. High efficiency is maintained at light load with single-pulse PFM mode.

### **Control Scheme**

The FAN5354 uses a proprietary non-linear, fixed-frequency PWM modulator to deliver a fast load transient response, while maintaining a constant switching frequency over a wide range of operating conditions. The regulator performance is independent of the output capacitor ESR, allowing for the use of ceramic output capacitors. Although this type of operation normally results in a switching frequency that varies with input voltage and load current, an internal frequency loop holds the switching frequency constant over a large range of input voltages and load currents.

For very light loads, the FAN5354 operates in discontinuous current (DCM) single-pulse PFM mode, which produces low output ripple compared with other PFM architectures. Transition between PWM and PFM is seamless, with a glitch of less than 18 mV at  $V_{OUT}$  during the transition between DCM and CCM modes. The regulator limits minimum PFM frequency to typically 26 kHz.

PFM mode can be disabled by holding the MODE pin HIGH. The IC synchronizes to the MODE pin frequency. When synchronizing to the MODE pin, PFM mode is disabled.

### Setting the output voltage

The output voltage is set by the R1, R2, and  $V_{REF}$  (0.8 V):

$$\frac{R1}{R2} = \frac{V_{OUT} - V_{REF}}{V_{RFF}} \tag{1}$$

R1 must be set at or below 100 k $\Omega$ ; therefore:

$$R2 = \frac{R1 \bullet 0.8}{\left(V_{OUT} - 0.8\right)} \tag{2}$$

For example, for  $V_{OUT}$ =1.2 V, R1=100 k $\Omega$ , R2=200 k $\Omega$ .

Output should not be set above 2.0 V to avoid operating the device at above 90% duty cycle.

### **Enable and Soft Start**

When the EN pin is LOW, the IC is shut down, all internal circuits are off, and the part draws very little current. Raising EN above its threshold voltage activates the part and starts the soft-start cycle. During soft-start, the modulator's internal reference is ramped slowly to minimize any large surge currents on the input and prevents any overshoot of the output voltage.

If large values of output capacitance are used, the regulator may fail to start. If  $V_{\text{OUT}}$  fails to achieve regulation within 320  $\mu s$  from the beginning of soft-start, the regulator shuts

down and waits 1200  $\mu$ s before attempting a restart. If the regulator is at its current limit for more than about 60  $\mu$ s, the regulator shuts down before restarting 1200  $\mu$ s later. This limits the C<sub>OUT</sub> capacitance when a heavy load is applied during the startup. For a typical FAN5354 starting with a resistive load:

$$COUT_{MAX}(\mu F) \approx 400-100 \bullet I_{LOAD}(A)$$
  
where  $I_{LOAD} = \frac{V_{OUT}}{R_{LOAD}}$  (3)

Synchronous rectification is inhibited during soft-start, allowing the IC to start into a pre-charged load.

# MODE Pin – External Frequency Synchronization

Logic 1 on this pin forces the IC to stay in PWM mode. A logic 0 allows the IC to automatically switch to PFM during light loads. If the MODE pin is toggled, the converter synchronizes its switching frequency to the frequency on the mode pin ( $f_{\text{MODE}}$ ).

The MODE pin is internally buffered with a Schmitt trigger, which allows the MODE pin to be driven with slow rise and fall times. An asymmetric duty cycle for frequency synchronization is permitted as long as the minimum time below  $V_{\text{IL}(\text{MAX})}$  or above  $V_{\text{IH}(\text{MAX})}$  is 100 ns.

### **PGOOD Pin**

The PGOOD pin is an open-drain that pin indicates that the IC is in regulation when its state is open. PGOOD pulls LOW under the following conditions:

- The IC has operated in cycle-by-cycle current limit for eight or more consecutive PWM cycles.
- The circuit is disabled, either after a fault occurs, or when EN is LOW.
- 3. The IC is performing a soft-start.

### **Under-Voltage Lockout**

When EN is HIGH, the under-voltage lockout keeps the part from operating until the input supply voltage rises high enough to properly operate. This ensures no misbehavior of the regulator during startup or shutdown.

### Input Over-Voltage Protection (OVP)

When  $V_{IN}$  exceeds  $V_{SDWN}$  (about 6.2 V), the IC stops switching to protect the circuitry from internal spikes above 6.5 V. An internal 40  $\mu s$  filter prevents the circuit from shutting down due to noise spikes. For the circuit to fully protect the internal circuitry, the  $V_{IN}$  slew rate above 6.2 V must be limited to no more than 15 V / ms when the IC is switching.

The IC protects itself if  $V_{\text{IN}}$  overshoots to 7 V during initial power-up as long as the  $V_{\text{IN}}$  transition from 0 to 7 V occurs in less than 10  $\mu$ s (10% to 90%).

# **Current Limiting**

A heavy load or short circuit on the output causes the current in the inductor to increase until a maximum current threshold is reached in the high-side switch. Upon reaching this point, the high-side switch turns off, preventing high currents from causing damage. 16 consecutive PWM cycles in current limit cause the regulator to shut down and stay off for about 1200  $\mu s$  before attempting a restart.

In the event of a short circuit, the soft-start circuit attempts to restart and produces an over-current fault after about 50  $\mu s,$  which results in a duty cycle of less than 10%, providing current into a short circuit.

### Thermal Shutdown

When the die temperature increases, due to a high load condition and/or a high ambient temperature, the output switching is disabled until the temperature on the die has fallen sufficiently. The junction temperature at which the thermal shutdown activates is nominally 150°C with a 20°C hysteresis.

# Minimum Off-Time Effect on Switching Frequency

 $t_{ON(MIN)}$  and  $t_{OFF(MIN)}$  are both 45 ns. This imposes constraints on the maximum  $\frac{VOUT}{VIN}$  that the FAN5354 can provide,

while still maintaining a fixed switching frequency in PWM mode. While regulation is unaffected, the switching frequency will drop when the regulator cannot provide sufficient duty cycle at 3 MHz to maintain regulation.

The calculation for switching frequency is given below

$$f_{SW} = min \left( \frac{1}{t_{SW(MAX)}}, \frac{1}{333.3 ns} \right)$$

where

$$t_{SW(MAX)} = 45ns \bullet \left(1 + \frac{V_{OUT} + I_{OUT} \bullet R_{OFF}}{V_{IN} - I_{OUT} \bullet R_{ON} - V_{OUT}}\right)$$
(4)

$$R_{OFF} = R_{DSON} + DCR_{L}$$

$$R_{ON} = R_{DSON\_P} + DCR_L$$

# **Application Information**

### Selecting the Inductor

The output inductor must meet both the required inductance and the energy handling capability of the application. The inductor value affects the average current limit, the output voltage ripple, and the efficiency.

The ripple current ( $\Delta I$ ) of the regulator is:

$$\Delta I \approx \frac{V_{OUT}}{V_{IN}} \bullet \left( \frac{V_{IN} - V_{OUT}}{L \bullet f_{SW}} \right)$$
 (5)

The maximum average load current,  $I_{MAX(LOAD)}$  is related to the peak current limit,  $I_{LIM(PK)}$ , by the ripple current as:

$$I_{MAX(LOAD)} = I_{LIM(PK)} - \frac{\Delta I}{2}$$
 (6)

The FAN5354 is optimized for operation with L=470 nH, but is stable with inductances up to 1.2  $\mu$ H (nominal). The inductor should be rated to maintain at least 80% of its value at I<sub>LIM(PK)</sub>. Failure to do so lowers the amount of DC current the IC can deliver.

Efficiency is affected by the inductor DCR and inductance value. Decreasing the inductor value for a given physical size typically decreases the DCR; but since  $\Delta l$  increases, the RMS current increases, as do core and skin-effect losses.

$$I_{RMS} = \sqrt{I_{OUT(DC)}^2 + \frac{\Delta I^2}{12}}$$
 (7)

The increased RMS current produces higher losses through the R<sub>DS(ON)</sub> of the IC MOSFETs as well as the inductor ESR.

Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

Table 2 shows the effects of inductance higher or lower than the recommended 470 nH on regulator performance.

# Table 2. Effects of Increasing the Inductor Value (from 470 nH Recommended) on Regulator Performance

I <sub>MAX(LOAD)</sub>	∆ <b>V</b> <sub>OUT</sub> ( <b>EQ.</b> 8)	Transient Response			
Increase	Decrease	Degraded			

### **Inductor Current Rating**

The FAN5354's current limit circuit can allow a peak current of 5.5 A to flow through L1 under worst-case conditions. If it is possible for the load to draw that much continuous current, the inductor should be capable of sustaining that current or failing in a safe manner.

For space-constrained applications, a lower current rating for L1 can be used. The FAN5354 may still protect these inductors in the event of a short circuit, but may not be able to protect the inductor from failure if the load is able to draw higher currents than the DC rating of the inductor.

# Output Capacitor and Vout Ripple

**Note:** Table 1 suggests 0805 capacitors, but 0603 capacitors may be used if space is at a premium. Due to voltage effects, the 0603 capacitors have a lower in-circuit capacitance than the 0805 package, which can degrade transient response and output ripple.

Increasing  $C_{OUT}$  has no effect on loop stability and can therefore be increased to reduce output voltage ripple or to improve transient response. Output voltage ripple,  $\Delta V_{OUT}$ , is:

$$\Delta V_{OUT} = \Delta I \bullet \left( \frac{1}{8 \bullet C_{OUT} \bullet f_{SW}} + ESR \right)$$
 (8)

where  $C_{\text{OUT}}$  is the effective output capacitance. The capacitance of  $C_{\text{OUT}}$  decreases at higher output voltages, which results in higher  $\Delta V_{\text{OUT}}$ .

If  $C_{\text{OUT}}$  is greater than 100  $\mu\text{F},$  the regulator may fail to start under load.

If an inductor value greater than 1.0  $\mu H$  is used, at least 30  $\mu F$  of  $C_{OUT}$  should be used to ensure stability.

As can be seen in Figure 8 the lowest  $\Delta V_{OUT}$  is obtained when the IC is in PWM mode and, therefore, operating at 3 MHz. In PFM mode,  $f_{SW}$  is reduced, causing  $\Delta V_{OUT}$  to increase. At extremely light loads, the output ripple decreases, as the minimum frequency circuit becomes active and the effective  $t_{ON}$  (high-side on-time) decreases.

### **ESL Effects**

The ESL (Equivalent Series Inductance) of the output capacitor network should be kept low to minimize the square wave component of output ripple that results from the division ratio  $C_{\text{OUT}}$  ESL and the output inductor ( $L_{\text{OUT}}$ ). The square wave component due to the ESL can be estimated as:

$$\Delta V_{OUT(SQ)} \approx V_{IN} \bullet \frac{ESL_{COUT}}{I1}$$
 (9)

A good practice to minimize this ripple is to use multiple output capacitors to achieve the desired  $C_{OUT}$  value. For example, to obtain  $C_{OUT}$ =20  $\mu F$ , a single 22  $\mu F$  0805 would produce twice the square wave ripple of 2 x 10  $\mu F$  0805.

To minimize ESL, try to use capacitors with the lowest ratio of length to width. 0805s have lower ESL than 1206s. If low output ripple is a chief concern, some vendors produce 0508 or 0612 capacitors with ultra-low ESL. Placing additional small value capacitors near the load also reduces the high-frequency ripple components.

### **Input Capacitor**

The  $10\mu F$  ceramic input capacitor should be placed as close as possible between the VIN pin and PGND to minimize the parasitic inductance. If a long wire is used to bring power to the IC, additional "bulk" capacitance (electrolytic or tantalum) should be placed between  $C_{\text{IN}}$  and the power source lead to reduce under-damped ringing that can occur between the inductance of the power source leads and  $C_{\text{IN}}$ .

The effective  $C_{\text{IN}}$  capacitance value decreases as  $V_{\text{IN}}$  increases due to DC bias effects. This has no significant impact on regulator performance.

# **Layout Recommendations**

The layout recommendations below highlight various top-copper planes by using different colors. It includes COUT3 to demonstrate how to add  $C_{\text{OUT}}$  capacitance to reduce ripple and transient excursions. The inductor in this example is the TDK VLC5020T-R47N.

VCC and VIN should be connected together by a thin trace some distance from the IC, or through a resistor (shown as R3 below), to isolate the switching spikes on PVIN from the IC's bias supply on VCC. If PCB area is at a premium, the connection between PVIN and VCC can be made on another PCB layer through vias. The via impedance provides some filtering for the high-frequency spikes generated on PVIN.

PGND and AGND connect through the thermal pad of the IC. Extending the PGND and AGND planes improves IC cooling. The IC analog ground (AGND) is bonded to P1 between pins 1 and 12. Large AC ground currents should return to pins 3 and 4 (PGND) either through the copper under P1 between pins 6 and 7 or through a direct trace from pins 3 and 4 (as shown for COUT1-COUT3).

EN and PGOOD connect through vias to the system control logic.

CIN1 is an optional device used to provide a lower impedance path for high-frequency switching edges/spikes, which helps to reduce SW node and VIN ringing. CIN should be placed as close as possible between PGND and VIN as shown below.

PGND connection back to inner planes should be accomplished as series of vias distributed among the COUT return track and CIN return plane between pins 6 and 7.




Figure 27. 3 A Layout Recommendation

# **Physical Dimensions**




Figure 28. 12-lead 3 x 3.5 mm MLP

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ F-PFS™ AccuPower™ FRFET<sup>®</sup> Global Power Resource SM AX-CAPTM\* GreenBridge™ BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™ Gmax™ CorePOWER™ **CROSSVOLT GTO™** IntelliMAX™ CTL<sup>TM</sup> ISOPLANAR™ Current Transfer Logic™ Making Small Speakers Sound Louder DEUXPEED® and Better™ Dual Cool™ MegaBuck<sup>TI</sup>

EcoSPARK® MICROCOUPLER™ EfficientMax™ ESBCT MicroFET<sup>TM</sup> MicroPak™ MicroPak2™ Fairchild® MillerDrive™ Fairchild Semiconductor® MotionMax™ FACT Quiet Series™ mWSaver™ FACT OptoHiT™ FAST® OPTOLOGIC®

PowerTrench® PowerXS™ Programmable Active Droop™ QFET QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START Solutions for Your Success™ STEALTH\* SuperFET® SuperSOTM-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET\*\* Sync-Lock™

SYSTEM GENERAL®

The Power Franchise® wer TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®\* uSerDes<sup>T</sup>

UHC Ultra FRFET™ UniFET" **VCXTM** VisualMax™ VoltagePlus™ XSTM

OPTOPLANAR®

#### DISCLAIMER

FastvCore™

FETBench™

**FPS™** 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

### PRODUCT STATUS DEFINITIONS

### Definition of Terms

Definition of Terms				
Preliminary First Production  No Identification Needed Full Production		Definition		
		Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor.  The datasheet is for reference information only.		

Rev. 163

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.