

SERIAL INTERFACE CODEC/FILTER WITH RECEIVE POWER AMPLIFIER

■ COMPLETE CODEC AND FILTERING SYSTEM INCLUDING :

- Transmit high-pass and low-pass filtering
 - Receive low-pass filter with sin x/x correction
 - Active RC noise filters
 - μ -law or A-law compatible COder and DECoder
 - Internal precision voltage reference
 - Serial I/O interface
 - Internal auto-zero circuitry
 - Receive push-pull power amplifiers
- μ -LAW ETC5064
- A-LAW ETC5067
- MEETS OR EXCEEDS ALL D3/D4 AND CCITT SPECIFICATIONS
- ± 5 V OPERATION
- LOW OPERATING POWER - TYPICALLY 70 mW
- POWER-DOWN STANDBY MODE - TYPICALLY 3 mW
- AUTOMATIC POWER-DOWN
- TTL OR CMOS COMPATIBLE DIGITAL INTERFACES
- MAXIMIZES LINE INTERFACE CARD CIRCUIT DENSITY


DESCRIPTION

The ETC5064 (μ -law) and ETC5067 (A-law) are monolithic PCM CODEC/FILTERS utilizing the A/D and D/A conversion architecture shown in figure 1, and a serial PCM interface.

The devices are fabricated using double poly CMOS process.

Similar to the ETC505X family, these devices feature an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to ± 6.6 V across a balanced 600 Ω load.

Also included is an Analog Loopback switch and TS_X output.



PIN CONNECTIONS





Figure 1 : Block Diagram.



PIN DESCRIPTION

Name	Pin Type*	N°	Description
VPO *	O	1	The Non-inverting Output of the Receive Power Amplifier
GND	GND	2	Analog Ground. All signals are referenced to this pin.
VPO -	O	3	The Inverting Output of the Receive Power Amplifier
VPI	I	4	Inverting Input to the Receive Power Amplifier. Also powers down both amplifiers when connected to V _{BB} .
VF _{RO}	O	5	Analog Output of the Receive Filter.
V _{CC}	S	6	Positive Power Supply Pin. V _{CC} = + 5 V ± 5 %
FS _R	I	7	Receive Frame Sync Pulse which enable BCLK _R to shift PCM data into D _R . FS _R is an 8 kHz pulse train. See figures 2 and 3 for timing details.
D _R	I	8	Receive Data Input. PCM data is shifted into D _R following the FS _R leading edge.
BCLK _R /CLKSEL	I	9	The bit Clock which shifts data into D _R after the FS _R leading edge. May vary from 64 kHz to 2.048 MHz. Alternatively, may be a logic input which selects either 1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK _X is used for both transmit and receive directions (see table 1). This input has an internal pull-up.
MCLK _R /PDN	I	10	Receive Master Clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _X , but should be synchronous with MCLK _X for best performance. When MCLK _R is connected continuously low, MCLK _X is selected for all internal timing. When MCLK _R is connected continuously high, the device is powered down.
MCLK _X	I	11	Transmit Master Clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be asynchronous with MCLK _R .
BCLK _X	I	12	The bit clock which shifts out the PCM data on D _X . May vary from 64 kHz to 2.048 MHz, but must be synchronous with MCLK _X .
D _X	O	13	The TRI-STATE® PCM data output which is enabled by FS _X .
FS _X	I	14	Transmit frame sync pulse input which enables BCLK _X to shift out the PCM data on D _X . FS _X is an 8 kHz pulse train. See figures 2 and 3 for timing details.
TS _X	O	15	Open drain output which pulses low during the encoder time slot. Must to be grounded if not used.
ANLB	I	16	Analog Loopback Control Input. Must be set to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO * output of the receive power amplifier. The input has an internal* pull down.
GS _X	O	17	Analog output of the transmit input amplifier. Used to set gain externally.
VF _{XI} -	I	18	Inverting input of the transmit input amplifier.
VF _{XI} *	I	19	Non-inverting input of the transmit input amplifier.
V _{BB}	S	20	Negative Power Supply Pin. V _{BB} = - 5 V ± 5 %

* I : Input, O : Output, S : Power Supply.

TRI-STATE ® is a trademark of National Semiconductor Corp.

FUNCTIONAL DESCRIPTION

POWER-UP

When power is first applied, power-on reset circuitry initializes the COMBO and places it into the power-down mode. All non-essential circuits are deactivated and the D_x and VF_{RO} outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the $MCLK_R/PDN$ pin and FS_x and/or FS_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the $MCLK_R/PDN$ pin high; the alternative is to hold both FS_x and FS_R inputs continuously low. The device will power-down approximately 2 ms after the last FS_x or FS_R pulse. Power-up will occur on the first FS_x or FS_R pulse. The TRI-STATE PCM data output, D_x , will remain in the high impedance state until the second FS_x pulse.

SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to $MCLK_x$ and the $MCLK_R/PDN$ pin can be used as a power-down control. A low level on $MCLK_R/PDN$ powers up the device and a high level powers down the device. In either case, $MCLK_x$ will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to $BCLK_x$ and the $BCLK_R/CLKSEL$ can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame.

With a fixed level on the $BCLK_R/CLKSEL$ pin, $BCLK_x$ will be selected as the bit clock for both the transmit and receive directions. Table 1 indicates the frequencies of operation which can be selected, depending on the state of $BCLK_R/CLKSEL$. In this synchronous mode, the bit clock, $BCLK_x$, may be from 64 KHz to 2.048 MHz, but must be synchronous with $MCLK_x$.

Table 1: Selection of Master Clock Frequencies.

$BCLK_R/CLKSEL$	Master Clock Frequency Selected	
	ETC 5067	ETC 5064
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz
0	1.536 MHz or 1.544 MHz	2.048 MHz
1 (or open circuit)	2.048 MHz	1.536 MHz or 1.544 MHz

Each FS_x pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D_x output on the positive edge of $BCLK_x$. After 8 bit clock periods, the TRI-STATE D_x output is returned to a high impedance state. With an FS_R pulse, PCM data is latched via the D_R input on the negative edge of $BCLK_x$ (or $BCLK_R$ if running). FS_x and FS_R must be synchronous with $MCLK_x/R$.

ASYNCHRONOUS OPERATION

For asynchronous operation, separate transmit and receive clocks may be applied. $MCLK_x$ and $MCLK_R$ must be 2.048 MHz for the ETC5067, or 1.536 MHz 1.544 MHz for the ETC5064, and need not be synchronous. For best transmission performance, however, $MCLK_R$ should be synchronous with $MCLK_x$, which is easily achieved by applying only static logic levels to the $MCLK_R/PDN$ pin. This will automatically connect $MCLK_x$ to all internal $MCLK_R$ functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193 rd clock pulse each frame. FS_x starts each encoding cycle and must be synchronous with $MCLK_x$ and $BCLK_x$. FS_R starts each decoding cycle and must be synchronous with $BCLK_R$. $BCLK_R$ must be a clock, the logic levels shown in Table 1 are not valid in asynchronous mode. $BCLK_x$ and $BCLK_R$ may operate from 64 KHz to 2.048 MHz.

SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FS_x and FS_R , must be one bit clock period long, with timing relationships specified in figure 3. With FS_x high during a falling edge of $BCLK_x$, the next rising edge of $BCLK_x$ enables the D_x TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the D_x output. With FS_R high during a falling edge of $BCLK_R$ ($BCLK_x$ in synchronous mode), the next falling edge of $BCLK_R$ latches in the sign bit. The following seven falling edges latch in the seven remaining bits. Both devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

LONG FRAME SYNC OPERATION

To use the long frame mode, both the frame sync pulses, FS_x and FS_R , must be three or more bit clock periods long, with timing relationships specified in figure 4. Based on the transmit frame sync, FS_x , the

COMBO will sense whether short or long frame sync pulses are being used. For 64 KHz operation, the frame sync pulses must be kept low for a minimum of 160 ns (see fig. 2). The D_x TRI-STATE output buffer is enabled with the rising edge of FS_x or the rising edge of $BCLK_x$, whichever comes later, and the first bit clocked out is the sign bit. The following seven $BCLK_x$ rising edges clock out the remaining seven bits. The D_x output is disabled by the falling $BCLK_x$ edge following the eight rising edge, or by FS_x going low, whichever comes later. A rising edge on the receive frame sync pulse, FS_R , will cause the PCM data at D_R to be latched in on the next eight falling edges of $BCLK_R$ ($BCLK_x$ in synchronous mode). Both devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see figure 5. The low noise and wide band-width allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 KHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to A-law (ETC5067) or μ -law (ETC5064) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload (t_{MAX}) of nominally 2.5 V peak (see table of Transmission Characteristics). The FS_x frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D_x at the next FS_x pulse. The total encoding delay will be approximately 165 μ s (due to the transmit filter) plus 125 μ s (due to encoding delay), which totals 290 μ s. Any offset

voltage due to the filters or comparator is cancelled by sign bit integration.

RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (ETC5067) or μ -law (ETC5064) and the 5th order low pass filter corrects for the $\sin x/x$ attenuation due to the 8 kHz sample and hold. The filter is then followed by a 2nd order RC active post-filter and power amplifier capable of driving a 600 Ω load to a level of 7.2 dBm. The receive section is unity-gain. Upon the occurrence of FS_R , the data at the D_R input is clocked in on the falling edge of the next eight $BCLK_R$ ($BCLK_x$) periods. At the end of the decoder time slot, the decoding cycle begins, and 10 μ s later the decoder DAC output is updated. The total decoder delay is $\sim 10 \mu$ s (decoder update) plus 110 μ s (filter delay) plus 62.5 μ s (1/2 frame), which gives approximately 180 μ s.

RECEIVE POWER AMPLIFIERS

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the ± 2.5 V peak output signal from the receive filter up ± 3.3 V peak into an unbalanced 300 Ω load, or 4.0 V into an unbalanced 15 k load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

Maximum power transfer to a 600 Ω subscriber line termination is obtained by differentially driving a balanced transformer with a $\sqrt{2} : 1$ turns ratio, as shown in figure 5. A total peak power of 15.6 dBm can be delivered to the load plus termination.

Both power amplifiers can be powered down independently from the PDN input by connecting the VPI input to V_{BB} , saving approximately 12 mW of power.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{CC}	V_{CC} to GNDA	7	V
V_{BB}	V_{BB} to GNDA	-7	V
V_{IN} V_{OUT}	Voltage at Any Analog Input or Output	$V_{CC} + 0.3$ to $V_{BB} - 0.3$	V
	Voltage at Any Digital Input or Output	$V_{CC} + 0.3$ to GNDA - 0.3	V
T_{oper}	Operating Temperature Range	-25 to +125	°C
T_{stg}	Storage Temperature Range	-65 to +150	°C
	Lead Temperature (soldering, 10 seconds)	300	°C

ELECTRICAL OPERATING CHARACTERISTICS

$V_{CC} = 5.0 \text{ V} \pm 5\%$, $V_{BB} = -5 \text{ V} \pm 5\%$, $G_{NDA} = 0 \text{ V}$, $T_A = 0^\circ\text{C}$ to 70°C (unless otherwise noted) ; Typical characteristics specified at $V_{CC} = 5.0 \text{ V}$, $V_{BB} = -5.0 \text{ V}$, $T_A = 25^\circ\text{C}$: all signals are referenced to G_{NDA} .

DIGITAL INTERFACE

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{IL}	Input Low Voltage	–	–	0.6	V
V_{IH}	Input High Voltage	2.2	–	–	V
V_{OL}	Output Low Voltage $I_L = 3.2 \text{ mA}$	D_X	–	–	V
	$I_L = 3.2 \text{ mA}$, Open Drain TS_X	–	–	0.4 0.4	
V_{OH}	Output High Voltage $I_H = -3.2 \text{ mA}$	D_X	2.4	–	V
I_{IL}	Input Low Current ($G_{NDA} \leq V_{IN} \leq V_{IL}$, all digital inputs, except $BCLK_R$)	– 10	–	10	μA
I_{IH}	Input High Current ($V_{IH} \leq V_{IN} \leq V_{CC}$) except $ANLB$	– 10	–	10	μA
I_{OZ}	Output Current in High Impedance State (TRI-STATE) ($G_{NDA} \leq V_O \leq V_{CC}$)	D_X	– 10	–	μA

ANALOG INTERFACE WITH TRANSMIT INPUT AMPLIFIER (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I_{IXA}	Input Leakage Current ($-2.5 \text{ V} \leq V \leq +2.5 \text{ V}$) VF_{Xl}^+ or VF_{Xl}^-	– 200	–	200	nA
R_{IXA}	Input Resistance ($-2.5 \text{ V} \leq V \leq +2.5 \text{ V}$) VF_{Xl}^+ or VF_{Xl}^-	10	–	–	$\text{M}\Omega$
R_{OXA}	Output Resistance (closed loop, unity gain)	–	1	3	Ω
R_{LXA}	Load Resistance GS_X	10	–	–	$\text{k}\Omega$
C_{LXA}	Load Capacitance GS_X	–	–	50	pF
V_{OXA}	Output Dynamic Range ($R_L \geq 10 \text{ k}\Omega$) GS_X	± 2.8	–	–	V
A_{VXA}	Voltage Gain (VF_{Xl}^+ to GS_X)	5000	–	–	V/V
F_{UXA}	Unity Gain Bandwidth	1	2	–	MHz
V_{OSXA}	Offset Voltage	– 20	–	20	mV
V_{CMXA}	Common-mode Voltage	– 2.5	–	2.5	V
$CMRR_{XA}$	Common-mode Rejection Ratio	60	–	–	dB
$PSRR_{XA}$	Power Supply Rejection Ratio	60	–	–	dB

ANALOG INTERFACE WITH RECEIVE FILTER (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
R_{ORF}	Output Resistance VF_{RO}	–	1	3	Ω
R_{LRF}	Load Resistance ($VF_{RO} \pm 2.5 \text{ V}$)	10	–	–	$\text{k}\Omega$
C_{LRF}	Load Capacitance	–	–	25	pF
V_{OSRO}	Output DC Offset Voltage	– 200	–	200	mV

ELECTRICAL OPERATING CHARACTERISTICS (continued)**ANALOG INTERFACE WITH POWER AMPLIFIERS** (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I _{PI}	Input Leakage Current ($-1.0\text{ V} \leq \text{VPI} \leq 1.0\text{ V}$)	-100	-	100	nA
RI _{PI}	Input Resistance ($-1.0\text{ V} \leq \text{VPI} \leq 1.0\text{ V}$)	10	-	-	MΩ
V _{IOS}	Input Offset vOltage	-25	-	-25	mV
R _{OP}	Output Resistance (inverting unity-gain at VPO ⁺ or VPO ⁻)	-	1	-	Ω
F _C	Unity-gain Bandwidth, Open Loop (VPO ⁻)	-	400	-	kHz
C _{LP}	Load Capacitance (VPO ⁺ or VPO ⁻ to GNDA) R _L ≥ 1500 Ω R _L = 600 Ω R _L = 300 Ω	- - -	- - -	100 500 1000	pF
G _{AP} ⁺	Gain VPO ⁻ to VPO ⁺ to GNDA, Level at VPO ⁻ = 1.77 V _{rms} (+3 dBm ₀)	-	-1	-	V/V
PSRR _P	Power Supply Rejection of V _{CC} or V _{BB} (VPO ⁻ connected to VPI) 0 kHz – 4 kHz 0 kHz – 50 kHz	60 36	- -	- -	dB

POWER DISSIPATION (all devices)

Symbol	Parameter	Min.	Typ.	Max.	Unit
I _{CC0}	Power-down Current	-	0.5	1.5	mA
I _{BB0}	Power-down Current	-	0.05	0.3	mA
I _{CC1}	Active Current	-	7.0	10.0	mA
I _{BB1}	Active Current	-	7.0	10.0	mA

ALL TIMING SPECIFICATIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
1/t _{PM}	Frequency of Master Clocks MCLK _X and MCLK _R Depends on the device used and the BCLK _R /CLKSEL pin.	- - -	1.536 2.048 1.544	- - -	MHz
t _{WMH}	Width of Master Clock High MCLK _X and MCLK _R	160	-	-	ns
t _{WML}	Width of Master Clock Low MCLK _X and MCLK _R	160	-	-	ns
t _{RM}	Rise Time of Master Clock MCLK _X and MCLK _R	-	-	50	ns
t _{FM}	Fall Time of Master Clock MCLK _X and MCLK _R	-	-	50	ns
t _{PB}	Period of Bit Clock	485	488	15,725	ns
t _{WBH}	Width of Bit Clock High (V _{IH} = 2.2 V)	160	-	-	ns
t _{WBL}	Width of Bit Clock Low (V _{IL} = 0.6 V)	160	-	-	ns
t _{RB}	Rise Time of Bit Clock (t _{PB} = 488 ns)	-	-	50	ns
t _{FB}	Fall Time of Bit Clock (t _{PB} = 488 ns)	-	-	50	ns
t _{SBFM}	Set-up Time from BCLK _X High to MCKL _X Falling Edge (first bit clock after the leading edge of FS _X)	100	-	-	ns
t _{HBF}	Holding Time from Bit Clock Low to the Frame Sync (long frame only)	0	-	-	ns
t _{SFB}	Set-up Time from Frame Sync to Bit Clock Low (long frame only)	80	-	-	ns

Note : For short frame sync, timing FS_X and FS_R must go high while their respective bit clocks are high.

ALL TIMING SPECIFICATIONS (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
t_{HBF1}	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (long frame only) FS_X or FS_R	100	—	—	ns
t_{DZF}	Delay time to valid data from FS_X or $BCLK_X$, whichever comes later and delay time from FS_X to data output disabled. ($C_L = 0$ pF to 150 pF)	20	—	165	ns
t_{DBD}	Delay Time from $BCLK_X$ High to Data Valid (Load = 150 pF plus 2 LSTTL loads)	0	—	150	ns
t_{DZC}	Delay Time from $BCLK_X$ Low to Data Output Disabled	50	—	165	ns
t_{SDB}	Set-up Time from D_R Valid to $BCLK_{R/X}$ Low	50	—	—	ns
t_{HBD}	Hold Time from $BCLK_{R/X}$ Low to D_R Invalid	50	—	—	ns
t_{HOLD}	Holding Time from Bit Clock High to Frame Sync (short frame only)	0	—	—	ns
t_{SF}	Set-up Time from $FS_{X/R}$ to $BCLK_{X/R}$ Low (short frame sync pulse) - Note 1	80	—	—	ns
t_{HF}	Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low (short frame sync pulse) - Note 1	100	—	—	ns
t_{XDP}	Delay Time TS_X Low (load = 150 pF plus 2 LSTTL loads)	—	—	140	ns
t_{WFL}	Minimum Width of the Frame Sync Pulse (low level) (64 k bit/s operating mode)	160	—	—	ns

Note : 1. For short frame sync. timing FS_X and FS_R must go high while their respective bit clocks are high.

Figure 2 : 64 k bits/s TIMING DIAGRAM (see next page for complete timing).




Figure 3 : Short Frame Sync Timing.





Figure 4 : Long Frame Sync Timing.



TRANSMISSION CHARACTERISTICS

(all devices) $T_A = 0\text{ }^{\circ}\text{C}$ to $70\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{ V} \pm 5\%$, $V_{BB} = -5\text{ V} \pm 5\%$, $G_{NDA} = 0\text{ v}$, $f = 1.02\text{ kHz}$, $V_{IN} = 0\text{ dBm0}$
transmit input amplifier connected for unity-gain non-inverting (unless otherwise specified).

AMPLITUDE RESPONSE

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Absolute Levels – Nominal 0 dBm0 level is 4 dBm (600 Ω). 0 dBm0	–	1.2276	–	V_{rms}
t_{MAX}	Max Overload Level 3.14 dBm0 3.17 dBm0	– –	2.492 2.501	– –	V_{PK}
G_{XA}	Transmit Gain, Absolute ($T_A = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$, $V_{BB} = -5\text{ V}$) Input at $GS_X = 0\text{ dBm0}$ at 1020 Hz	– 0.15	–	0.15	dB
G_{XR}	Transmit Gain, Relative to G_{XA} $f = 16\text{ Hz}$ $f = 50\text{ Hz}$ $f = 60\text{ Hz}$ $f = 180\text{ Hz}$ $f = 200\text{ Hz}$ $f = 300\text{ Hz} - 3000\text{ Hz}$ $f = 3300\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$ $f = 4600\text{ Hz}$ and up, measure response from 0 Hz to 4000 Hz	– – – – 2.8 – 1.8 – 0.15 – 0.35 – 0.7 – –	– – – – – – – – – –	– 40 – 30 – 26 – 0.2 – 0.1 0.15 0.05 0 – 14 – 32	dB
G_{XAT}	Absolute Transmit Gain Variation with Temperature ($T_A = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$)	– 0.1	–	0.1	dB
G_{XAV}	Absolute Transmit Gain Variation with Supply Voltage ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{BB} = -5\text{ V} \pm 5\%$)	– 0.05	–	0.05	dB
G_{XRL}	Transmit Gain Variations with Level Sinusoidal Test Method Reference Level = – 10 dBm0 $VF_{xl}^+ = -40\text{ dBm0}$ to $+3\text{ dBm0}$ $VF_{xl}^+ = -50\text{ dBm0}$ to -40 dBm0 $VF_{xl}^+ = -55\text{ dBm0}$ to -50 dBm0	– 0.2 – 0.4 – 1.2	– – –	0.2 0.4 1.2	dB
G_{RA}	Receive Gain, Absolute ($T_A = 25\text{ }^{\circ}\text{C}$, $V_{CC} = 5\text{ V}$, $V_{BB} = -5\text{ V}$) Input = Digital Code Sequence for 0 dBm0 Signal at 1020 Hz	– 0.15	–	0.15	dB
G_{RR}	Receive Gain, Relative to G_{RA} $f = 0\text{ Hz}$ to 3000 Hz $f = 3300\text{ Hz}$ $f = 3400\text{ Hz}$ $f = 4000\text{ Hz}$	– 0.15 – 0.35 – 0.7 –	– – – –	0.15 0.05 0 – 14	dB
G_{RAT}	Absolute Receive Gain Variation with Temperature ($T_A = 0\text{ }^{\circ}\text{C}$ to $+70\text{ }^{\circ}\text{C}$)	– 0.1	–	0.1	dB
G_{RAV}	Absolute Receive Gain Variation with Supply Voltage ($V_{CC} = 5\text{ V} \pm 5\%$, $V_{BB} = -5\text{ V} \pm 5\%$)	– 0.05	–	0.05	dB
G_{RRL}	Receive Gain Variations with Level Sinusoidal Test Method ; Reference input PCM code corresponds to an ideally encoded – 10 dBm0 signal PCM level = – 40 dBm0 to $+3\text{ dBm0}$ PCM level = – 50 dBm0 to -40 dBm0 PCM level = – 55 dBm0 to -50 dBm0	– 0.2 – 0.4 – 1.2	– – –	0.2 0.4 1.2	dB
V_{RO}	Receive Filter Output at VF_{RO} $R_L = 10\text{ k}\Omega$	– 2.5	–	2.5	V

TRANSMISSION CHARACTERISTICS (continued)

ENVELOPE DELAY DISTORTION WITH FREQUENCY

Symbol	Parameter	Min.	Typ.	Max.	Unit
D_{XA}	Transmit Delay, Absolute ($f = 1600$ Hz)	—	290	315	μs
D_{XR}	Transmit Delay, Relative to D_{XA}				μs
	$f = 500$ Hz – 600 Hz	—	195	220	
	$f = 600$ Hz – 800 Hz	—	120	145	
	$f = 800$ Hz – 1000 Hz	—	50	75	
	$f = 1000$ Hz – 1600 Hz	—	20	40	
	$f = 1600$ Hz – 2600 Hz	—	55	75	
	$f = 2600$ Hz – 2800 Hz	—	80	105	
	$f = 2800$ Hz – 3000 Hz	—	130	155	
D_{RA}	Receive Delay, Absolute ($f = 1600$ Hz)	—	180	200	μs
D_{RR}	Receive Delay, Relative to D_{RA}				μs
	$f = 500$ Hz – 1000 Hz	— 40	— 25	—	
	$f = 1000$ Hz – 1600 Hz	— 30	— 20	—	
	$f = 1600$ Hz – 2600 Hz	—	70	90	
	$f = 2600$ Hz – 2800 Hz	—	100	125	
	$f = 2800$ Hz – 3000 Hz	—	145	175	

NOISE

Symbol	Parameter	Min.	Typ.	Max.	Unit
N_{XP}	Transmit Noise, P Message Weighted (ETC5067, $V_{FXI}^* = 0$ V)	—	— 74	— 69 (note 1)	dBm0p
N_{RP}	Receive Noise, P Message Weighted (ETC5067, PCM Code Equals Positive Zero)	—	— 82	— 79	dBm0p
N_{XC}	Transmit Noise, C Message Weighted (ETC5064, $V_{FXI}^* = 0$ V)	—	12	15	dBmC0
N_{RC}	Receive Noise, C Message Weighted (ETC5064, PCM Code Equals Alternating Positive and Negative Zero)	—	8	11	dBmC0
N_{RS}	Noise, Single Frequency $f = 0$ kHz to 100 kHz, Loop Around Measurement, $V_{FXI}^* = 0$ Vrms	—	—	— 53	dBm0
$PPSR_X$	Positive Power Supply Rejection, Transmit $V_{FXI}^* = 0$ Vrms, $V_{CC} = -5.0$ V _{DC} + 100 mVrms, $f = 0$ kHz – 50 kHz	40	—	—	dBp
$NPSR_X$	Negative Power Supply Rejection, Transmit $V_{FXI}^* = 0$ Vrms, $V_{BB} = -5.0$ V _{DC} + 100 mVrms, $f = 0$ kHz – 50 kHz	40	—	—	dBp
$PPSR_R$	Positive Power Supply Rejection, Receive (PCM code equals positive zero, $V_{CC} = 5.0$ V _{DC} + 100 mVrms) $f = 0$ Hz – 4000 Hz $f = 4$ kHz – 25 kHz $f = 25$ kHz – 50 KHz	40	—	—	dBp
		40	—	—	dB
		36	—	—	dB
$NPSR_R$	Negative Power Supply Rejection, Receive (PCM code equals positive zero, $V_{BB} = -5.0$ V _{DC} + 100 mVrms) $f = 0$ Hz – 4000 Hz $f = 4$ kHz – 25 kHz $f = 25$ kHz – 50 kHz	40	—	—	dBp
		40	—	—	dB
		36	—	—	dB

TRANSMISSION CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
SOS	Spurious out-of band signals at the channel output. Loop around measurement, 0 dBm0, 300 Hz – 3400 Hz input applied to VF _{XI} *, measure individual image signals at VF _{R0} 4600 Hz – 7600 Hz 7600 Hz – 8400 Hz 8400 Hz – 100,000 Hz	–	–	– 32 – 40 – 32	dB

DISTORTION

Symbol	Parameter	Min.	Typ.	Max.	Unit
STD _X or STD _R	Signal to Total Distortion (sinusoidal test method) Transmit or Receive Half-channel Level = 3 dBm0 = 0 dBm0 to – 30 dBm0 = – 40 dBm0 = – 55 dBm0	33 36 29 30 14 15	– – – – – –	– – – – – –	dBp
SFD _X	Single Frequency Distortion, Transmit	–	–	– 46	dB
SFD _R	Single Frequency Distortion, Receive	–	–	– 46	dB
IMD	Intermodulation Distortion Loop Around Measurement, VF _{XI} * = – 4 dBm0 to – 21 dBm0, Two Frequencies in the Range 300 Hz – 3400 Hz	–	–	– 41	dB

CROSSTALK

Symbol	Parameter	Min.	Typ.	Max.	Unit
CT _{X-R}	Transmit to Receive Crosstalk, 0 dBm0 Transmit Level f = 300 Hz – 3400 Hz, D _R = Steady PCM Mode	–	– 90	– 75	dB
CT _{R-X}	Receive to Transmit Crosstalk, 0 dBm0 Receive Level f = 300 Hz – 3400 Hz, VF _{XI} = 0 V	–	– 90	– 70 (note 2)	dB

POWER AMPLIFIERS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{OL}	Maximum 0 dBm0 level for better than ± 0.1 dB linearity over the range 10 dBm0 to + 3 dBm0 (balanced load, R _L connected between VPO * and VPO ~). R _L = 600 Ω R _L = 1200 Ω R _L = 30 kΩ	3.3 3.5 4.0	– – –	– – –	Vrms
S/Dp	Signal/Distortion R _L = 600 Ω, 0 dBm0	50	–	–	dB

- Notes : 1 Measured by extrapolation from the distortion test result.
2 CT_{R-X} is measured with a – 40 dBm0 activating signal applied at VF_{XI} *.

ENCODING FORMAT AT D_x OUTPUT

	A-Law (including even bit inversion)	μ Law
V_{IN} (at GS _x) = + Full-scale	1 0 1 0 1 0 1 0	1 0 0 0 0 0 0 0
V_{IN} (at GS _x) = 0 V	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	1 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1
V_{IN} (at GS _x) = - Full-scale	0 0 1 0 1 0 1 0	0 0 0 0 0 0 0 0

APPLICATIONS INFORMATION

POWER SUPPLIES


While the pins of the ETC5060 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.

All ground connections to each device should meet at a common point as close as possible to the GNDA

pin. This minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1 μ F supply decoupling capacitors should be connected from this common ground point to V_{CC} and V_{BB} as close to the device as possible.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in star formation, rather than via a ground bus. This common ground point should be decoupled to V_{CC} and V_{BB} with 10 μ F capacitors.

For best performance either, TS_x should be grounded if not used.



Notes :

1. Transmit Gain = $20 \times \log \left(\frac{R_1 + R_2}{R_2} \right)$; $(R_1 + R_2) \geq 10 \text{ k}\Omega$
2. Receive gain = $20 \times \log \left(\frac{2 \times R_3}{R_4} \right)$; $R_4 \leq 10 \text{ k}\Omega$.