±25 mV

±5V

National Semiconductor

DS1652/DS3650/DS3652 Quad Differential Line Receivers

General Description

The D\$3650 and D\$1652/D\$3652 are TTL compatible quad high speed circuits intended primarily for line receiver applications. Switching speeds have been enhanced over conventional line receivers by the use of Schottky technology, and TRI-STATE® strobing is incorporated offering a high impedance output state for bussed organizations.


The DS3650 has active pull-up outputs and offers a TRI-STATE strobe, while the DS1652/DS3652 offers open collector outputs providing implied "AND" operation.

The DS1652/DS3652 can be used for address decoding as illustrated below. All outputs of the DS1652/DS3652 are tied together through a common resistor to 5V. In this configuration, the DS1652/DS3652 provides the "AND" function. All addresses have to be true before the output will go high. This scheme eliminates the need for an "AND" gate and enhances speed throughput for address decoding.

Features

- High speed
- TTL compatible
- Input sensitivity
- TRI-STATE outputs for high speed busses
- Standard supply voltages
- Pin and function compatible with MC3450 and MC3452

Connection Diagram




Order Number DS3650M, DS3652M or DS3650N See NS Package Number M16A or N16A For Complete Military 883 Specifications, see RETS Data Sheet. Order Number DS1652J See NS Package Number J16A


Truth Table

		Output			
Input	Strobe	DS3650	DS1652/ DS3652		
$V_D \ge 25 \text{ mV}$	L	н	Open		
	н	Open	Open		
$-25 \text{ mV} \le \text{V}_{\text{ID}} \le 25 \text{ mV}$	L	X	х		
	н	Open	Open		
$V_{\rm ID} \le -25 {\rm mV}$	L	L	L		
	н	Open	Open		

Typical Applications



Wired "OR" Data Selecting Using TRI-STATE Logic



http://www.national.com

Absolute Maximum Ratings (Note 1)	Operating Co	nditions
If Military/Aerospace specified devices are required,	and a state of	Min
please contact the National Semiconductor Sales	Supply Voltage Vee	

please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power	Supply	Voltages
-------	--------	----------

V _{CC}	+ 7.0 V _{DC}	
VEE	-7.0 Vpc	
Differential-Mode Input Signal Voltage		
Range, V _{IDR}	\pm 6.0 V _{DC}	
Common-Mode Input Voltage Range, VICR	±5.0 V _{DC}	. this
Strobe Input Voltage, VI(S)	5.5 VDC	
Storage Temperature Range -65	°C to + 150°C	. H ^t
Lead Temperature (Soldering, 4 seconds)	260°C	
Maximum Power Dissipation* at 25°C	100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.03.
Cavity Package	1509 mW	
Molded DIP Package	1476 mW	0
SO Package	1051 mW	

*Derate cavity package 10.1 mW/°C above 25°C; derate molded DIP package 11.8 mW/°C above 25°C; derate SO package 8.41 mW/°C above 25°C.

Operating CO	nuiu	0113	
1 4 . <u>1</u> 16 F		Min	Max
Supply Voltage, V _{CC}			
DS1652		4.5	5.5

Supply voltage, v _{CC}			
DS1652	4.5	5.5	VDC
DS3650, DS3652	4.75	5.25	VDC
Supply Voltage, VEE		16	
DS1652	-4,5	- 5.5	VDC
DS3650, DS3652	-4.75	-5.25	VDC
Operating Temperature, TA	is a th	. ,	4.
DS1652	-55	+ 125	°C
DS3650, DS3652		+ 70	°C
Output Load Current, IOL		16	mA
Differential-Mode Input	14.14	10 . 22	
Voltage Range, VIDR	-5.0	+ 5.0	VDC
Common-Mode Input	-54		
Voltage Range, VICB	-3.0	+ 3.0	VDC
Input Voltage Range			
Input to GND, VIR	-5.0	+ 3.0	VDC
19 y (1993 -	944 p		

Units

· **Electrical Characteristics**

 $(V_{CC} = 5.0 V_{DC}, V_{EE} = -5.0 V_{DC}, Min \le T_A \le Max$, unless otherwise noted) (Notes 2 and 3)

La Lara

1 y ca "

Symbol	Parameter	Min	Тур	Max	Units				
V _{IS}	Input Sensitivity, (Note 5) (Common-Mode Voltage Range = $-3V \le V_{IN} \le 3V$)	(Common-Mode Voltage Range = $Min \le V_{CC} \le Max$		Min ≤ V _{CC} ≤ Max Min ≥ V _{EE} ≥ Max			4	± 25.0	mV
l _{iH(l)}	High Level Input Current to Receiver Input	(Figure 5)	·* · ·	2		75	μΑ		
l _{IL(I)}	Low Level Input Current to Receiver Input	(Figure 6)	nat in t	-		÷10	μА		
I _{IH(S)}	High Level Input Current to Strobe Input	(Figure 3)	V _{IH(S)} = 2.4V, DS1652			100	μΑ		
			V _{IH(S)} = 2.4V, DS3650, DS3652	. S		40	μΑ		
			$V_{\rm IH(S)} = V_{\rm CC}$			1	mA		
l _{IL(S)}	Low Level Input Current to Strobe Input	3:	$V_{\rm IH(S)} = 0.4V$	÷	14	-1.6	mA		
VOH	High Level Output Voltage	(Figure 1)	DS3650	· 2.4			V		
ICEX	High Level Output Leakage Current	(Figure 1)	DS1652, DS3652			250	μΑ		
VOL	Low Level Output Voltage	(Figure 1)	DS3650, DS3652	1.3		0.45	v		
	an a		DS1652		$\frac{\alpha}{x} = \frac{\alpha}{x}$	0.50	•		
los	Short-Circuit Output Current (Note 4)	(Figure 4)	DS3650	- 18		- 70	mA		
IOFF	Output Disable Leakage Current	(Figure 7)	DS3650		1	40	·μA		

http://www.national.com

-8-8

Electrical Characteristics

(V_{CC} = 5.0 V_{DC}, V_{EE} = -5.0 V_{DC}, Min \leq T_A \leq Max, unless otherwise noted) (Notes 2 and 3) (Continued)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
Іссн	High Logic Level Supply Current from V _{CC}	(Figure 2)			45	60	mA
IEEH	High Logic Level Supply Current from V _{EE}	(Figure 2)			-17	-30	mA

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: Unless otherwise specified, min/max limits apply across the 0°C to +70°C range for the DS3650, DS3652 and the -55°C to +125°C range for the DS1652. All typical values are for $T_A = 25°C$, $V_{CC} = 5V$ and $V_{EE} = -5V$.

Note 3: All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Note 4: Only one output at a time should be shorted.


Note 5: A parameter which is of primary concern when designing with line receivers is, what is the minimum differential input voltage required as the receiver input terminals to guarantee a given output logic state. This parameter is commonly referred to as threshold voltage. It is well known that design considerations of threshold voltage are plagued by input offset currents, bias currents, network source resistances, and voltage gain. As a design convenience, the DS1652 and the DS3650, DS3652 are specified to a parameter called input sensitivity (V_{IS}). This parameter takes into consideration input offset currents and bias currents and use a given output logic state with respect to a maximum source impedance of 200Ω at each input.

Switching Characteristics (V_{CC} = 5 V_{DC}, V_{EE} = -5 V_{DC}, T_A = 25°C unless otherwise noted)

Symbol	Parameter Conditions			Min	Тур	Max	Units
tPHL(D)	High-to-Low Logic Level Propagation		DS3650		21	25	ns
	Delay Time (Differential Inputs)	(Figure 8)	DS1652/DS3652		20	25	ns
tPLH(D)	Low-to-High Logic Level Propagation	(1)guic c)	DS3650		20	25	ns
	Delay Time (Differential Inputs)		DS1652/DS3652		22	25	ns
tpoh(s)	TRI-STATE to High Logic Level Propagation Delay Time (Strobe)	(Figure 9)	DS3650		16	21	ns
tpho(s)	High Logic Level to TRI-STATE Propagation Delay Time (Strobe)		DS3650		7	18	ns
tPOL(S)	TRI-STATE to Low Logic Level Propagation Delay Time (Strobe)		DS3650		19	27	ns
^t PLO(S)	Low Logic Level to TRI-STATE Propagation Delay Time (Strobe)		DS3650		14	29	ns
^t PHL(S)	High-to-Low Logic Level Propagation Delay Time (Strobe)	(Figure 10)	DS1652/DS3652		16	25	ns
^t PLH(S)	Low-to-High Logic Level Propagation Delay Time (Strobe)		DS1652/DS3652		13	25	ns

DS1652/DS3650/DS3652

Electrical Characteristic Test Circuits




TL/F/5782-4


MAX

ο

	v	V1		V2		V3		V4		
	DS3650	DS1652/ DS3652	DS3650	DS1652/ DS3652	DS3650	DS1652/ DS3652	DS3650	DS1652/ DS3652	l ₁	
V _{OH}	+2.975V -3.0V		+3.0V -2.975V		+ 3.0V GND		GND - 3.0V		−0.4 mA −0.4 mA	
ICEX		+ 2.975V - 3.0V		+3.0V -2.975V		+ 3.0V GND	- T-	GND -3.0V		
VOL	+ 3.0V - 2.975V	+ 3.0V - 2.975V	+2.975V -3.0V	+ 2.975V - 3.0V	GND - 3.0V	GND 3.0V	+ 3.0V GND	+ 3.0V GND	+ 16 mA + 16 mA	


Channel A shown under test. Other channels are tested similarly.





Vcc 214 13 12 12 12 DS3650, DS1652/ DS3652 O NAX ≡0≡ IH OR IL A 9 VIH(S) OR VIL(S) TL/F/5782-6 FIGURE 3. IIH(S) and IIL(S)


Electrical Characteristic Test Circuits (Continued)



TL/F/5782-7


Note: Channel A shown under test, other channels are tested similiarly. Only one output shorted at a time.

FIGURE 4. IOS



TL/F/5782-9


Note: Channel A(-) shown under test, other channels are tested similarly. Devices are tested with V1 from 3V to -3V. FIGURE 6. IIL



TL/F/5782-8

Note: Channel A(-) shown under test, other channels are tested similarly. Devices are tested with V1 from 3V to -3V.


FIGURE 5. IIH



TL/F/5782-10


Note: Output of Channel A shown under test, other outputs are tested similarly for V1 = 0.4V and 2.4V.

FIGURE 7. IOFF



DS1652/DS3650/DS3652


http://www.national.com



are tested similarly.

FIGURE 10. Strobe Propagation Delay tPLH(S) and tPHL(S)

Schematic Diagrams



DS1652/DS3650/DS3652



