#### January 1996

S1776 PI-Bus Transceiver

# National Semiconductor

## DS1776 PI-Bus Transceiver

### **General Description**

The DS1776 is an octal PI-bus Transceiver. The A to B path is latched. B outputs are open collector with series Schottky diode, ensuring minimum B output loading. B outputs also have ramped rise and fall times (2.5 ns typical), ensuring minimum PI-bus ringing. B inputs have glitch rejection circuitry, 4 ns typical.

Designed using National's Bi-CMOS process for both low operating and disabled power. AC performance is optimized for the PI-Bus inter-operability requirements.

The DS1776 is an octal latched transceiver and is intended to provide the electrical interface to a high performance wired-or bus. This bus has a loaded characteristic impedance range of  $20\Omega$  to  $50\Omega$  and is terminated on each end with a  $30\Omega$  to  $40\Omega$  resistor.


The DS1776 is an octal bidirectional transceiver with open collector B and TRI-STATE® A port output drivers. A latch function is provided for the A port signals. The B port output

driver is designed to sink 100 mA from 2V and features a controlled linear ramp to minimize crosstalk and ringing on the bus.

A separate high level control voltage (V<sub>x</sub>) is provided to prevent the A side output high level from exceeding future high density processor supply voltage levels. For 5V systems, V<sub>x</sub> is tied to V<sub>cc</sub>.

#### Features

- Mil-Std-883C gualified
- Similar to BTL
- Low power I<sub>CCL</sub> = 41 mA max
- B output controlled ramp rate
- B input noise immunity, typically 4 ns
- Available in 28-pin DIP, Flatpak and CLCC
- Pin and function compatible with Signetics 54F776



© 1999 National Semiconductor Corporation DS010875

## MIL-STD-883C

. .

## **DEVICE SPECIFICATIONS**

### Absolute Maximum Ratings (Notes 1, 2)

The 883 specifications are written to reflect the Rel Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the latest RETS please contact your local National Semiconductor sales office or distributor.

Supply Voltage ( $V_{CC}$ ) $V_X$ , $V_{OH}$ Output Level Control Voltage	-0.5V to +7.0V
(A Outputs)	-0.5V to +7.0V
OEB n, OEA, LE Input Voltage (VI)	-0.5V to +7.0V
A0-A7, B0-B7 Input Voltage (VI)	-0.5V to +5.5V
Input Current (I <sub>I</sub> )	-40 mA to +5 mA
Voltage Applied to Output in	
High Output State (V <sub>O</sub> )	–0.5V to +V <sub>CC</sub> V
A0–A7 Current Applied to Output	

in Low Output State (I <sub>O</sub> )	40 mA
B0-B7 Current Applied to Output	
in Low Output State (I <sub>O</sub> )	200 mA
Storage Temperature Range (T <sub>STG</sub> )	–65°C to +150°C
Lead Temperature	
(Soldering 10 Sec.)	260°C
ESD Tolerance:	
$C_{ZAP}$ = 120 pF, $R_{ZAP}$ = 1500 $\Omega$	0.5 kV

## **Operating Conditions**

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
Operating Temp. Range (T <sub>A</sub> )	-55	+125	°C
Input Rise or Fall Times (t <sub>r</sub> , t <sub>f</sub> )		50	ns

## PI Bus Transceiver DS1776

### **DC Electrical Characteristics**

 $V_{CC}$  = 5V ±10% (Unless Otherwise Specified) DC testing temp. groups: 1 = +25°C, 2 = +125°C, 3 = -55°C

Symbol	Param	eter	Condition	S	Temp.	Min	Тур	Max	Units
			(Notes 3,	5)	Group		(Note 4)		
VIH	High Level Input	Except Bn			1, 2, 3	2			V
	Voltage	Bn				1.6			V
VIL	Low Level Input	Except Bn			1, 2, 3			0.8	V
	Voltage	Bn						1.45	V
I <sub>он</sub>	High Level Output	An	$V_{IN} = V_{IH}$		1, 2, 3			-3	mA
	Current		$V_{OH} = V_{CC} - 2.0V$						
	High Level Output	Bn	$V_{CC}$ = Max, OEA = $\overline{LE}$					100	μA
	Current		V <sub>IH</sub> = 2.0V, V <sub>OH</sub> = 2.1V						
I <sub>OL</sub>	Low Level Output	An	$V_{IN} = V_{II}$		1, 2, 3				
-OL	Current		$V_{OL} = 0.5V$		.,_,_			20	mA
		Bn	V <sub>OL</sub> = 1.15V					100	mA
I <sub>IK</sub>	Input Clamp Current	Except An			1, 2, 3				mA
	Current	An						-40	mA
I <sub>oz</sub>	TRI-STATE Output	An			1, 2, 3			±70	μΑ
	Leakage Current	Bn							
V <sub>OH</sub>	High Level Output	An	$V_{\rm CC}$ = Min, $V_{\rm IH}$ = 1.9V	I <sub>он</sub> = – 3 mA	1, 2, 3	2.5		V <sub>cc</sub>	V
	Voltage			$V_{\rm X} = V_{\rm CC}$					
				I <sub>OH</sub> = -0.4 mA		2.5		V <sub>x</sub>	V
				V <sub>x</sub> = 3.13V to 3.47V					
V <sub>OL</sub>	Low Output	An	V <sub>CC</sub> =Min, V <sub>IL</sub> =1.2V	I <sub>OL</sub> =20 mA,				0.5	V
	Level Voltage			V <sub>x</sub> =V <sub>CC</sub>					
		Bn	V <sub>CC</sub> =Min, V <sub>IL</sub> =0.8V	I <sub>OL</sub> =100 mA	1, 2, 3			1.15	V
				I <sub>OL</sub> =4 mA		0.4			
V <sub>IK</sub>	Input Clamp	An	$V_{CC}$ =Min, I <sub>I</sub> =-40 mA		1, 2, 3			-0.5	V

Symbol	Paran	neter	Conditions Temp. Min Typ Max Units						
			(Notes 3, 5)	Group		(Note 4)			
	Voltage	Except An	V <sub>CC</sub> =Min, I <sub>I</sub> =-18 mA	· · ·			-1.2	V	
I <sub>IH2</sub>	Input Current	OEBn, OEA, LE	V <sub>CC</sub> =Min, V <sub>I</sub> =7.0V	1, 2, 3		1	100	μA	
	at Max	An	V <sub>CC</sub> =Min, V <sub>I</sub> =5.5V			0.01	1	mA	
	Input Voltage	Bn	V <sub>CC</sub> =Min, V <sub>I</sub> =5.5V			0.01	1	mA	
I <sub>IH1</sub>	Input Current at Max Input Voltage	OEB, OEA, LE B0–B7	$V_{CC}$ =Max, $V_{I}$ =2.7V $V_{CC}$ =Max, $V_{I}$ =2.1V				20 100	μΑ μΑ	
I,,	Low Level	OEB, OEA, LE	V <sub>CC</sub> =Max, V <sub>I</sub> =0.5V	2, 3	-40			μA	
12	Input Current			1	-20			μA	
		Bn	V <sub>CC</sub> =Max, V <sub>I</sub> =0.3V	1, 2, 3	-100			μA	
I <sub>оzн</sub> +I <sub>IH</sub>	TRI-STATE Output Current, High Level Voltage Applied	An	V <sub>cc</sub> =Max, V <sub>o</sub> =2.7V	1, 2, 3			70	μA	
I <sub>OZH</sub> +I <sub>IL</sub>	TRI-STATE Output Current, Low Level Voltage Applied	An	V <sub>CC</sub> =Max, V <sub>O</sub> =0.5V	1, 2, 3	-70			μA	
I <sub>X</sub>	High Level Control Current		$V_{CC}$ =Max, $V_{X}$ = $V_{CC}$ , $\overline{LE}$ =OEA= $\overline{OEBn}$ =2.7V An=2.7V, Bn=2.0V	1, 2, 3	-100		100	μA	
			V <sub>CC</sub> =Max, V <sub>X</sub> =3.14V & 3.47V, IE=OEA=OEBn=2.7V, An=2.7V, Bn=2.0V	1, 2, 3	-10		10	mA	
l <sub>os</sub>	Short-Circuit Output Current (Note 6)	An	V <sub>CC</sub> =Max, Bn=1.9V, OEA=2.0V, OEBn=2.7V	1, 2, 3	-60	-75	-150	mA	
I <sub>cc</sub>	Supply Current	I <sub>ссн</sub>	V <sub>CC</sub> =Max, V <sub>IH</sub> (A)=5.0V	1, 2			37	mA	
		I <sub>CCH</sub>		3			41	mA	
		I <sub>CCL</sub>	V <sub>CC</sub> =Max, V <sub>IL</sub> (A)=0.3V	1, 2, 3			38	mA	
		I <sub>ccz</sub>	V <sub>CC</sub> =Max, V <sub>IL</sub> (A)=0.3V	1, 2, 3			35	mA	
I <sub>OFF</sub>	Power Off Output Current		Bn=2.1V, V <sub>CC</sub> =0.0V, V <sub>IL</sub> =Max or V <sub>IH</sub> =Min	1, 2, 3			100	μA	

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: For conditions shown as Min or Max, use the appropriate value specified under recommended operating conditions. Unless otherwise specified,  $V_X = V_{CC}$  for all test conditions.

Note 4: All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.

**Note 5:** Due to test equipment limitations, actual test conditions are for  $V_{IH} = 1.9V$  and for  $V_{IL} = 1.2V$ , however the specified test limits and conditions are guaranteed. **Note 6:** Not more than one output should be shorted at a time. For testing [<i]nfOS the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature above normal and thereby cause invalid readings in other parameter tests. In any squence of parameter test [<i]nfOS the sub output should be shorted at a time. For testing  $I_{OS}$ , the use of high speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature above normal and thereby cause invalid readings in other parameter tests. In any squence of parameter test,  $I_{OS}$  test should be performed last.

$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	agation Delay B to A ut Enable OEA to A ut Disable OEA to A	Waveform 3, 4	1, 2, 3	6 4	17	ns
Image: Constraint of the second state of th	ut Enable OEA to A	Waveform 3, 4		6 4	17	ns
Image: Constraint of the second state of th	ut Enable OEA to A	Waveform 3, 4		6 4	17	ns
t Enable OEA to A         Waveform 3, 4         1, 2, 3         4         17         ns           t Disable OEA to A         Waveform 3, 4         1, 2, 3         2         12         ns           gation Delay A to B         Waveform 1, 2         1, 3         2         13         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2         13         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2         16         ns           2         2         13         ns         2         2         16         ns           2         2         1, 3         2         16         ns         2         2         16         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2         16         ns         2         2         2         ns           a/Disable OEBn to B         Waveform 1, 2         1, 3         2         16         ns         3         3.5         14         ns           2         3.5         13         ns         3         3.5         16         ns           a/Disable OEBn to B         1.3V to 1.7V         1, 3         0.5         5.5<		,	1, 2, 3	4		
It Disable OEA to A         Waveform 3, 4         1, 2, 3         2         12         ns           gation Delay A to B         Waveform 1, 2         1, 3         2         13         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2         13         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2         16         ns           2         2         1         3         3         2         16         ns           2         2         1         3         2         16         ns           2         2         1         3         2         16         ns           2         2         2         16         ns         1         2         2         13         ns           addition Delay LE to B         Waveform 1, 2         1, 3         2         16         ns         1         3.5         14         ns           a/Disable OEBn to B         Waveform 1, 2         1, 3         2         16         ns           1         3.5         14         ns         3         3.5         16         ns           10         1.3V to 1.7V         1, 3		,	1, 2, 3		17	ns
t Disable OEA to A Waveform 3, 4 1, 2, 3 2 12 ns gation Delay A to B Waveform 1, 2 1, 3 2 13 ns gation Delay LE to B Waveform 1, 2 1, 3 2 13 ns gation Delay LE to B Waveform 1, 2 1, 3 2 16 ns 2 2 2 2 17 ns 1, 2, 3 2.5 13 ns 2 2 2 2 ns 1, 2, 3 2 16 ns 2 2 2 2 ns 1, 2, 3 2 16 ns 2 2 2 16 ns 1, 2, 3 2 16 ns 2 2 2 16 ns 1, 2, 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ut Disable OEA to A	Waveform 3, 4		4		
Initial and a product of a product	ut Disable OEA to A	Waveform 3, 4		4	17	ns
gation Delay A to B         Waveform 1, 2         1, 3         2         13         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2.5         13         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2         16         ns           2         2         1, 3         2         16         ns           2         2         2         16         ns           2         2         2         16         ns           2         2         2         13         ns           2         2         2         2         ns           1, 2, 3         2         16         ns           2         2         2         13         ns           2         2         1, 3         2         16         ns           2         3.5         13         ns         3         3.5         16         ns           3         3.5         16         ns         3         3.5         16         ns           1         1, 3         0.5         5.5         ns         2         0.5         10         ns			1, 2, 3	2	12	ns
2         2         17         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2.5         13         ns           2         2         2         16         ns           2         2         2         22         ns           2         2         2         22         ns           2         2         2         22         ns           1, 2, 3         2         16         ns           2         2         2         13         ns           2         2         13         ns         2           2         2         16         ns         1           2         2         16         ns         1           2         3.5         14         ns         3           3         3.5         16         ns         3           3         3.5         16         ns         3           4         1,3         0.5         5.5         ns           2         0.5         10         ns         3				2	13	ns
2         2         17         ns           gation Delay LE to B         Waveform 1, 2         1, 3         2.5         13         ns           2         2         2         16         ns           2         2         2         22         ns           2         2         2         22         ns           2         2         2         22         ns           1, 2, 3         2         16         ns           2         2         2         13         ns           2         2         13         ns         2           2         2         16         ns         1           2         2         16         ns         1           2         3.5         14         ns         3           3         3.5         16         ns         3           3         3.5         16         ns         3           4         1,3         0.5         5.5         ns           2         0.5         10         ns         3		·				
Image: partial system	agation Delay A to B	Waveform 1, 2	1, 3	2	13	ns
gation Delay LE to B         Waveform 1, 2         1, 3         2         16         ns           2         2         2         2         2         ns           a/Disable OEBn to B         Waveform 1, 2         1, 3         2         16         ns           b/Disable OEBn to B         Waveform 1, 2         1, 3         2         16         ns           2         2         2         16         ns           2         2         16         ns           2         2         16         ns           2         2         16         ns           2         3.5         14         ns           3         3.5         16         ns           3         3.5         16         ns           2         0.5         10         ns			2	2	17	ns
2         2         22         ns           a/Disable OEBn to B         Waveform 1, 2         1, 3         2         16         ns           2         2         1, 3         2         16         ns           2         2         16         ns           2         2         16         ns           2         2         16         ns           1         3.5         14         ns           2         3.5         13         ns           3         3.5         16         ns           1         3.5         16         ns           3         3.5         16         ns           2         0.5         10         ns			1, 2, 3	2.5	13	ns
Interface         Interface <thinterface< th=""> <thinterface< th=""> <thi< td=""><td>agation Delay LE to B</td><td>Waveform 1, 2</td><td>1, 3</td><td>2</td><td>16</td><td>ns</td></thi<></thinterface<></thinterface<>	agation Delay LE to B	Waveform 1, 2	1, 3	2	16	ns
Be/Disable OEBn to B         Waveform 1, 2         1, 3         2         13         ns           2         2         16         ns           1         3.5         14         ns           2         3.5         13         ns           3         3.5         16         ns           1         3.5         16         ns           2         3.5         13         ns           3         3.5         16         ns           2         0.5         10         ns			2	2	22	ns
2         2         16         ns           1         3.5         14         ns           2         3.5         13         ns           3         3.5         16         ns           1,3V to 1.7V         1,3         0.5         5.5         ns           2         0.5         10         ns			1, 2, 3	2	16	ns
tion Time, B Side 1.3V to 1.7V 1, 3 0.5 10 ns 2 0.5 13 ns 3 0.5 5.5 ns 2 0.5 10 ns	le/Disable OEBn to B	Waveform 1, 2	1, 3	2	13	ns
tion Time, B Side 1.3V to 1.7V 1, 3 0.5 5.5 ns 2 0.5 13 ns 3 0.5 5.5 ns 2 0.5 10 ns			2	2	16	ns
tion Time, B Side 1.3V to 1.7V 1, 3 0.5 5.5 ns 2 0.5 10 ns			1	3.5	14	ns
tion Time, B Side 1.3V to 1.7V 1, 3 0.5 5.5 ns 2 0.5 10 ns			2	3.5	13	ns
2 0.5 10 ns			3	3.5	16	ns
	sition Time, B Side	1.3V to 1.7V	1, 3	0.5	5.5	ns
1.7V to 1.3V 1 0.5 5.5 ns			2	0.5	10	ns
		1.7V to 1.3V	1	0.5	5.5	ns
2 0.5 7 ns			2	0.5	7	ns
3 0.5 10 ns			3	0.5	10	ns
	SE WIDTH SPECS					
SE WIDTH SPECS	E Setup	Waveform 5	1, 2, 3	7		ns
	E Hold	Waveform 5	1, 2, 3	0		ns
E Setup Waveform 5 1, 2, 3 7 ns	ulse Width Low	Waveform 5	1, 2, 3	12		ns
3 0.5 10	E Setup	Waveform 5 Waveform 5	1 2 3 1, 2, 3 1, 2, 3	0.5 0.5 0.5 7 0	5.5 7	
SE WIDTH SPECS	_E Setup	Waveform 5	1, 2, 3	7		ns
E Setup Waveform 5 1, 2, 3 7 ns						ns
Ē Setup         Waveform 5         1, 2, 3         7         ns           Ē Hold         Waveform 5         1, 2, 3         0         ns	ulse Width Low	Waveform 5	1, 2, 3	12		ns
		agation Delay LE to B le/Disable OEBn to B sition Time, B Side SE WIDTH SPECS LE Setup LE Hold	Ile/Disable OEBn to B Waveform 1, 2 Sition Time, B Side 1.3V to 1.7V 1.7V to 1.3V SE WIDTH SPECS LE Setup Waveform 5 LE Hold Waveform 5	Agation Delay LE to B         Waveform 1, 2         1, 3         2           1, 2, 3         1, 2, 3         1, 2, 3         1, 3         2         1, 2, 3         1, 3         2         1, 2, 3         1, 3         2         1, 3         2         1, 3         2         1, 3         2         1         1, 3         2         1         1         3 <td< td=""><td>agation Delay LE to B         Waveform 1, 2         1, 3         2         2         2         1         1         2         2         2         1         1         3         2         2         1         1         3         2         1         1         3         2         1         1         3         2         1         1         3         2         1         1         3         2         1         1         3         2         2         2         1         1         3         2         2         2         1         3         2         2         2         1         3         3         3         3         5         3         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         1         1         1         1         1         1         1         1         1         1         1         <th1< th="">         1         <th1< th=""></th1<></th1<></td><td>agation Delay LE to B         Waveform 1, 2         1, 3         2         16           2         2         22         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         2         16         2         2         16         2         2         16         2         2         16         2         2         16         2         3         5         14         2         3         5         14         2         3         5         16         3         3         3         5         16         3         3         3         5         16         3         3         3         16         3         3         3         16         3         3         3         16         3         3         3         10         3         3         3         10         3         3         3         10         3         3         1</td></td<>	agation Delay LE to B         Waveform 1, 2         1, 3         2         2         2         1         1         2         2         2         1         1         3         2         2         1         1         3         2         1         1         3         2         1         1         3         2         1         1         3         2         1         1         3         2         1         1         3         2         2         2         1         1         3         2         2         2         1         3         2         2         2         1         3         3         3         3         5         3         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         3         5         3         1         1         1         1         1         1         1         1         1         1         1 <th1< th="">         1         <th1< th=""></th1<></th1<>	agation Delay LE to B         Waveform 1, 2         1, 3         2         16           2         2         22         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         22         16         22         2         16         2         2         16         2         2         16         2         2         16         2         2         16         2         3         5         14         2         3         5         14         2         3         5         16         3         3         3         5         16         3         3         3         5         16         3         3         3         16         3         3         3         16         3         3         3         16         3         3         3         10         3         3         3         10         3         3         3         10         3         3         1

A1

A2

A3

A4

A5

A6

A7

5

6

7

9

10

12

13

I/O I/O

I/O

I/O

I/O

I/O

I/O

. .

TTL Level, latched input/TRI-STATE output (with  $\mathrm{V}_{\mathrm{X}}$  control option)

Symbol	Pins	Туре	Name and Function
B0	27	I/O	
B1	26	I/O	
B2	24	I/O	
B3	23	I/O	Data input with special threshold circuitry to reject noise/Open Collector outp
B4	21	I/O	High current drive
B5	20	I/O	
B6	19	I/O	
B7	17	I/O	
OEB 0	15	I	Enables the B outputs when both pins are low
OEB 1	16	I	
OEA	2	I	Enables the A outputs when High
LE	28	I	Latched when High (a special delay feature is built in for proper enabling times)
$V_{X}$	14	I	Clamping voltage keeping $V_{OH}$ from rising above $V_X$ ( $V_X = V_{CC}$ for normal use)




						TABLE 2. Fu	inction Table	e	
		Input	ts			Latch	0	utputs	Mode
An	Bn (Note 8)	LE	OEA	OEB 0	OEB 1	State	An	Bn	
Н	Х	L	L	L	L	н	Z	Н	A TRI-STATE, Data from A to
L	Х	L	L	L	L	L	Z	L	
Х	Х	Н	L	L	L	Qn	Z	Qn	A TRI-STATE, Latched Data to B
_	_	L	Н	L	L	(Note 10)	(Note 8)	(Note 8)	Feedback: A to B, B to A
_	Н	н	Н	L	L	H (Note 9)	Н	off (Note 9)	Preconditioned Latch Enabling
_	L	н	Н	L	L	H (Note 9)	L	off (Note 9)	Data Transfer from B to A
_	_	Н	Н	L	L	Qn	Qn	Qn	Latch State to A and B
Н	Х	L	L	н	Х	н	Z	off	
L	Х	L	L	н	Х	L	Z	off	B off and A TRI-STATE
Х	Х	н	L	Н	Х	Qn	Z	off	
—	Н	L	Н	Н	Х	Н	Н	off	
_	L	L	Н	Н	Х	L	L	off	
—	Н	Н	Н	Н	Х	Qn	Н	off	B off, Data from B to A
—	L	Н	Н	Н	Х	Qn	L	off	
Н	Х	L	L	Х	Н	Н	Z	off	
L	Х	L	L	Х	н	L	Z	off	B off and A TRI-STATE
Х	Х	Н	L	Х	Н	Qn	Z	off	
—	Н	L	Н	Х	Н	Н	Н	off	
—	L	L	Н	Х	Н	L	L	off	B off, Data from B to A
—	Н	Н	Н	Х	Н	Qn	Н	off	
_	L	н	н	Х	Н	Qn	L	off	]

X = Don't Care — = Input not externally driven

Z = High Impedance (off) state

Qn = High or Low voltage level one setup time prior to the Low-to-High  $\overline{\text{LE}}$  transition

Note 8: Condition will cause a feedback loop path; A to B and B to A.

Note 9: The latch must be preconditioned such that B inputs may assume a High or Low level while OEB 0 and OEB 1, are Low and LE is high.


Note 10: Precaution should be taken to ensure that the B inputs do not float. If they do, they are equal to a Low state.


Note 11: off = Applies to "B" (OC) outputs only. Indicates that the outputs are turned off.


#### CONTROLLER POWER SEQUENCING OPERATION


The DS1776 has a design feature which controls the output transitions during power up (or down). There are two possible conditions that occur.

- 1. When  $\overline{\text{LE}}$  = Low and  $\overline{\text{OEB}}$  n = Low, the B outputs are disabled until the  $\overline{\text{LE}}$  circuit can take control. This feature ensures that the B outputs will follow the A inputs and allow only one transition during power up (or down).
- If LE = High or OEB n = High, then the B outputs still remain disabled during power up (or down).










#### DEFINITIONS


 $R_L$  = Load resistor 500 $\Omega$ 

 $\begin{array}{l} C_L = Load capacitance includes jig and probe capacitance \\ R_T = Termination resistance should be equal to Z_{OUT} of pulse generators. \\ R_U = Pull up resistor \end{array}$ 

	Input Pulse Characteristics							
	Amplitude	Low V	Rep. Rate	tw	t <sub>TLH</sub>	t <sub>THL</sub>		
A Side	3.0V	0.0V	1 MHz	500 ns	2 ns	2 ns		
B Side	2.0V	1.0V	1 MHz	500 ns	2 ns	2 ns		



10



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.