

www.ti.com SLVSBA1 – SEPTEMBER 2012

LOW VOLTAGE H-BRIDGE IC WITH LDO VOLTAGE REGULATOR

Check for Samples: DRV8851

FEATURES

- H-Bridge Motor Driver
 - Drives a DC Motor or One Winding of a Stepper Motor, or Other Loads
 - Low MOSFET On-Resistance:
 HS + LS 280 mΩ
- 1.8-A Maximum Drive Current
- 1.8-V to 11-V Motor Operating Supply Voltage Range
- Separate Motor and Logic Supply Pins
- PWM (IN/IN) Interface
- Low-Power Sleep Mode
- 150-mA LDO Voltage Regulator
- 12-Pin, 2-mm x 3-mm WSON Package

APPLICATIONS

- Cameras
- DSLR Lenses
- Electronic Locks
- Toys
- Robotics
- Smart Meters (Gas or Water)
- Medical Devices

DESCRIPTION

The DRV8851 provides a motor driver plus LDO voltage regulator solution for cameras, consumer products, toys, and other low-voltage or battery-powered motion control applications. The device has one H-bridge driver and can drive one DC motor or one winding of a stepper motor, as well as other devices like solenoids. The output driver block consists of N-channel power MOSFET's configured as an H-bridge to drive the motor winding. An internal charge pump generates needed gate drive voltages.

The DRV8851 can supply up to 1.8-A of output current. It operates on a motor power supply voltage from 1.8 V to 11 V, and a device power supply voltage of 1.8 V to 7 V.

The DRV8851 has a PWM (IN/IN) input interface which is compatible with industry-standard devices.

A low-dropout linear voltage regulator (LDO) is integrated with the motor driver, to supply power to microcontrollers or other circuits. The LDO can supply up to 150 mA.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout and overtemperature.

The DRV8851 is packaged in a 12-pin, 2-mm x 3-mm WSON package with PowerPAD™ (Eco-friendly: RoHS & no Sb/Br).

ORDERING INFORMATION(1)

PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	LDO OUTPUT VOLTAGE ⁽³⁾	TOP-SIDE MARKING	
	Reel of 3000	DRV8851-25DSSR	2.5 V	885125	
PowerPAD™ (WSON) - DSS		DRV8851-27DSSR	2.7 V	881527	
		DRV8851-33DSSR	3.3 V	881533	

- For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI
 web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) Other voltages are available, please consult factory.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



DEVICE INFORMATION

Functional Block Diagram




Submit Documentation Feedback

Table 1. TERMINAL FUNCTIONS

NAME	PIN	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
POWER AND	GROUND			
GND	2, 6	-	Device ground	
VM	3	-	Motor supply	Bypass to GND with a 0.1-µF, 16-V ceramic capacitor.
VCC	10	-	Device supply	Bypass to GND with a 0.1-µF, 16-V ceramic capacitor.
LDOIN	12	-	LDO regulator input	Bypass to GND with a 0.1-µF, 6.3-V ceramic capacitor.
LDOOUT	1	-	LDO regulator output	Bypass to GND with a 1-µF, 6.3-V ceramic capacitor.
CONTROL				
LDOEN	11	I	LDO regulator enable	Logic low disables LDO regulator Logic high enables LDO regulator May be connected to LDOIN to enable LDO Note that there is no pullup or pulldown on this input
IN1	8	I	Input 1	Logic high sets OUT1 high Internal pulldown resistor
IN2	7	I	Input 2	Logic high sets OUT2 high Internal pulldown resistor
nSLEEP	9	I	Sleep mode input	Logic low puts device in low-power sleep mode Logic high for normal operation Internal pulldown resistor
OUTPUT	•	-		
OUT1	4	0	Output 1	Connect to motor winding
OUT2	5	0	Output 2	Connect to motor winding

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output





Product Folder Links: DRV8851



SLVSBA1 – SEPTEMBER 2012 www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)(2)

		VALUE	UNIT
VM	Power supply voltage range	-0.3 to 12	V
VCC	Power supply voltage range	-0.3 to 7	V
LDOIN	Power supply voltage range	-0.3 to 6	V
	ENLDO, LDOOUT pin voltage range	-0.3 to 6	V
	Digital pin voltage range	–0.5 to 7	V
	Peak motor drive output current	Internally limited	
	LDO output current	Internally limited	
	LDO output short circuit duration	Indefinite	
	Continuous total power dissipation ⁽³⁾	See Thermal Information table	
TJ	Operating virtual junction temperature range	-40 to 150	°C
T _{stg}	Storage temperature range	-60 to 150	°C

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Power dissipation and thermal limits must be observed.

THERMAL INFORMATION

		DRV8851	
	THERMAL METRIC ⁽¹⁾	DSS	UNITS
		12 PINS	
θ_{JA}	Junction-to-ambient thermal resistance (2)	50.4	
θ_{JCtop}	Junction-to-case (top) thermal resistance (3)	58	
θ_{JB}	Junction-to-board thermal resistance (4)	19.9	°C///
ΨЈТ	Junction-to-top characterization parameter ⁽⁵⁾	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter ⁽⁶⁾	20	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	6.9	

- (1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _M	Motor power supply voltage range	1.8	11	V
V_{CC}	Device power supply voltage range	1.8	7	V
I _{OUT}	H-bridge output current ⁽¹⁾	0	1.8	Α
f _{PWM}	Externally applied PWM frequency	0	250	kHz
V _{IN}	Logic level input voltage	0	5.5	V

(1) Power dissipation and thermal limits must be observed.

Submit Documentation Feedback



www.ti.com SLVSBA1 - SEPTEMBER 2012

MOTOR DRIVER ELECTRICAL CHARACTERISTICS

 $T_A = 25$ °C, $V_M = 5$ V, $V_{CC} = 3$ V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Power Su	ıpplies				<u> </u>		
	VM energting cumply current	$V_M = 5 \text{ V}, V_{CC} = 3 \text{ V}, \text{ no PWM}$		40	100	μΑ	
I _{VM}	VM operating supply current	V _M = 5 V, VCC = 3 V, 50-kHz PWM		0.8	1.5	mA	
I _{VMQ}	VM sleep-mode supply current	$V_M = 5 \text{ V}, V_{CC} = 3 \text{ V}, \text{ nSLEEP} = 0 \text{ V}$		30	95	nA	
	VCCti	$V_M = 5 \text{ V}, V_{CC} = 3 \text{ V}, \text{ no PWM}$		300	500	μA	
I _{VCC}	VCC operating supply current	$V_M = 5 \text{ V}, V_{CC} = 3 \text{ V}, 50\text{-kHz PWM}$		0.7	1.5	mA	
I _{VCQ}	VCC sleep-mode supply current	$V_M = 5 \text{ V}, V_{CC} = 3 \text{ V}, \text{ nSLEEP} = 0 \text{ V}$		5	25	nA	
\/	VCCdam.alta.ma.laal.atalta.ma	V _{CC} rising			1.8	V	
V_{UVLO}	VCC undervoltage lockout voltage	V _{CC} falling			1.7	V	
Logic-Lev	vel Inputs				·		
V _{IL}	Input low voltage		0.25 V _{CC}	0.38 V _{CC}		V	
V _{IH}	Input high voltage			0.46 V _{CC}	0.5 V _{CC}	V	
V _{HYS}	Input hysteresis			0.08 V _{CC}		V	
I _{IL}	Input low current	V _{IN} = 0 V	-5		5	μA	
I _{IH}	Input high current	V _{IN} = 3.3 V			50	μA	
R _{PD}	Pulldown resistance			100		kΩ	
H-Bridge	FETs						
R _{DS(ON)}	HS + LS FET on-resistance	$V_{CC} = 3 \text{ V}, V_{M} = 5 \text{ V}, I_{O} = 800 \text{ mA}, T_{J} = 25^{\circ}\text{C}$		280	330	mΩ	
I _{OFF}	Off-state leakage current	V _{OUT} = 0 V			±200	nA	
Protection	n Circuits						
I _{OCP}	Overcurrent protection trip level		1.9		3.5	Α	
tocr	OCP retry time			1		ms	
t _{TSD}	Thermal shutdown temperature	Die temperature	150	160	180	°C	

LDO REGULATOR ELECTRICAL CHARACTERISTICS

At V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2 V (whichever is greater); I_{OUT} = 10 mA, V_{EN} = 0.9 V, C_{OUT} = 1 μF , and T_J = -40°C to 125°C (unless otherwise noted). Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range		2		5.5	V
V _{OUT}	DC output accuracy	-40°C ≤ T _J ≤ 125°C	-2	0.5	2	%
$\Delta V_{O}/\Delta V_{IN}$	Line regulation	$V_{OUT(NOM)} + 0.5 \text{ V} \le V_{IN} \le 5.5 \text{ V},$ $I_{OUT} = 10 \text{ mA}$		1	5	mV
$\Delta V_O/\Delta I_{OUT}$	Load regulation	0 mA ≤ I _{OUT} ≤ 150 mA		1	15	mV
V_{DO}	Decree to take as (1)	$V_{IN} = 0.98 \text{ x } V_{OUT(NOM)}, I_{OUT} = 50 \text{ mA}, $ $V_{OUT} = 2.8 \text{ V}$	37 75			.,
	Dropout voltage (1)	$V_{IN} = 0.98 \text{ x } V_{OUT(NOM)}, I_{OUT} = 100 \text{ mA}, V_{OUT} = 2.8 \text{ V}$				mV
I _{CL}	Output current limit	$V_{IN} = 0.9 \times V_{OUT(NOM)}$	320	500	860	mA
	Constant of the surround	I _{OUT} = 0 mA		35 55		
I _{GND}	Ground pin current	I _{OUT} = 150 mA, V _{IN} = V _{OUT} = 0.5 V		370		μA
		$V_{EN} \le 0.4 \text{ V}, V_{IN} = 2 \text{ V}$		400		nA
I _{SHDN}	Ground pin current (shutdown)	$V_{EN} \le 0.4 \text{ V}, 2 \text{ V} \le V_{IN} \le 4.5 \text{ V}_{IN},$ $T_{J} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		1	2	μΑ
PSRR	Power-supply rejection ratio	V _{IN} = 2.3 V, V _{OUT} = 1.8 V, I _{OUT} = 10 mA, f = 1 kHz		68		dB
V _N	Output noise voltage	BW = 100 Hz to 100 kHz, V _{IN} = 2.3 V, V _{OUT} = 1.8 V, I _{OUT} = 10 mA		48		μV_{RMS}

(1) V_{DO} is measured for devices with $V_{OUT(NOM)} \ge 2.35 \text{ V}$.



SLVSBA1 – SEPTEMBER 2012 www.ti.com

LDO REGULATOR ELECTRICAL CHARACTERISTICS (continued)

At $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = 0.9$ V, $C_{OUT} = 1$ μF , and $T_J = -40$ °C to 125°C (unless otherwise noted). Typical values are at $T_J = 25$ °C.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{STR}	Startup time ⁽²⁾	C _{OUT} = 1 μF, I _{OUT} = 150 mA		100		μs
V _{EN(HI)}	Enable pin high (enabled)		0.9		V_{IN}	V
V _{EN(LO)}	Enable pin low (disabled)		0		0.4	V
I _{EN}	Enable pin current	$V_{IN} = V_{EN} = 5.5 \text{ V}$		0.04		μΑ
UVLO	Undervoltage lockout	V _{IN} rising		1.9		V
R _{DISCHARGE}	Active pulldown resistance	V _{EN} = 0 V		120		Ω
T _{SD}	Thermal shutdown temperature	Shutdown, temperature increasing	165			°C
	Thermal shutdown temperature	Reset, temperature decreasing 145				

(2) Startup time = time from EN assertion to 0.98 x V_{OUT(NOM)}.

TIMING REQUIREMENTS

 $T_A = 25^{\circ}C$, $V_M = 5$ V, $V_{CC} = 3$ V, $R_L = 20$ Ω

			MIN	MAX	UNIT
1	t ₁	Output enable time		120	ns
2	t ₂	Output disable time		120	ns
3	t ₃	Delay time, INx high to OUTx high		120	ns
4	t ₄	Delay time, INx low to OUTx low		120	ns
5	t ₅	Output rise time	50	150	ns
6	t ₆	Output fall time	50	150	ns



DRV8851




Figure 1. Timing Requirements

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

SLVSBA1 - SEPTEMBER 2012



FUNCTIONAL DESCRIPTION

Bridge Control

The DRV8851 is controlled using a PWM input interface, also called an IN/IN interface. Each output is controlled by a corresponding input pin..

The following table shows the logic for the DRV8851:

Table 2. DRV8851 Logic

IN1	IN2	OUT1	OUT2	FUNCTION (DC MOTOR)
0	0	Z	Z	Coast
0	1	L	Н	Reverse
1	0	Н	L	Forward
1	1	L	L	Brake

Sleep Mode

If the nSLEEP pin is brought to a logic-low state, the DRV8851 will enter a low-power sleep mode. In this state all unnecessary internal circuitry is powered down.

Power Supplies and Inputs

The input pins may be driven within their recommended operating conditions with or without the VCC power supply present. No leakage current path will exist to the supply. There is a weak pulldown resistor (approximately 100 k Ω) to ground on each input pin. VCC and VM may be applied and removed in any order. When VCC is removed, the device enters a low-power state and very little current is drawn from VM. If the supply voltage is between 1.8 V and 7 V, VM and VCC may be connected together.

LDO Voltage Regulator

The LDO voltage regulator in the DRV8851 is identical to the TI TLV702xx. Please refer to the TLV702xx datasheet for details and full specifications.

Protection Circuits

The DRV8851 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled. After approximately 1 ms, the bridge will be re-enabled automatically.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled. Once the die temperature has fallen to a safe level operation will automatically resume.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VCC pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled, and internal logic will be reset. Operation will resume when VCC rises above the UVLO threshold.

Product Folder Links: DRV8851

SLVSBA1 - SEPTEMBER 2012 www.ti.com

THERMAL INFORMATION

Thermal Protection

The DRV8851 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8851 is the sum of the motor driver power dissipation and the LDO voltage regulator dissipation.

The LDO dissipation is calculated simply by $(V_{IN} - V_{OUT}) \times I_{OUT}$.

The power dissipation in the motor driver is dominated by the power dissipated in the output FET resistance, or R_{DS(ON)}. Average power dissipation when running a stepper motor can be roughly estimated by Equation 1.

$$P_{TOT} = R_{DS(ON)} \bullet (I_{OUT(RMS)})^2$$
(1)

where P_{TOT} is the total power dissipation, R_{DS(ON)} is the resistance of the HS plus LS FETs, and I_{OUT(RMS)} is the RMS output current being applied to the load.

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that R_{DS(ON)} increases with temperature, so as the device heats, the power dissipation increases.

NSTRUMENTS





19-Oct-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
DRV8851-25DSSR	PREVIEW	SON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV8851-27DSSR	PREVIEW	SON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
DRV8851-33DSSR	PREVIEW	SON	DSS	12	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DSS (R-PWSON-N12)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DSS (R-PWSON-N12)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4210135-3/C 02/12

NOTE: All linear dimensions are in millimeters



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>