

Contents

Page	Section	Title
4	1.	Introduction
6	2.	Functional Description
6	2.1.	Features of the Analog Input Section
6	2.2.	Features of the DSP-Section
7	2.3.	Features of the Analog Output Section
7	2.4.	SCART Switches
8	3.	Specifications
8	3.1.	Outline Dimensions
9	3.2.	Pin Connections and Short Descriptions
12	3.3.	Pin Configurations
15	3.4.	Pin Circuits
17	3.5.	Electrical Characteristics
17	3.5.1.	Absolute Maximum Ratings
18	3.5.2.	Recommended Operating Conditions
21	3.5.3.	Characteristics
26	3.5.4.	Measurements according to Dolby specifications, typical values
27	4.	I ² C-Bus Interface
28	4.1.	Protocol Description
28	4.2.	Proposal for DPL I ² C-Telegrams
28	4.2.1.	Symbols
28	4.2.2.	Write Telegrams
28	4.2.3.	Read Telegrams
28	4.2.4.	Examples
28	4.3.	Start-Up Sequence
29	5.	Audio PLL and Crystal Specifications
29	5.1.	Operation with Crystal
29	5.2.	Operation without Crystal
29	6.	I ² S-Bus Interface
30	6.1.	I ² S Bus Timing Diagram
31	7.	Power-up Sequence
32	8.	Programming the Mode Register
33	9.	Programming the DSP Part
33	9.1.	Summary of the DSP Control Registers
35	9.1.1.	Volume Channel 1 and Channel 2
35	9.1.2.	Balance Channel 1 and Channel 2
36	9.1.3.	Bass Channel 1 and Channel 2
37	9.1.4.	Treble Channel 1 and Channel 2
37	9.1.5.	Loudness Channel 1 and Channel 2
38	9.1.6.	Spatial Effects Channel 1
39	9.1.7.	Volume SCART Channel
39	9.1.8.	Channel Source Modes
40	9.1.9.	Channel Matrix Modes
40	9.1.10.	SCART Prescale

Contents, continued

Page	Section	Title
40	9.1.11.	I ² S1 and I ² S2 Prescale
41	9.1.12.	ACB Register, Definition of the SCART-Switches and DIG_CTR_OUT Pins
41	9.1.13.	Beeper
41	9.1.14.	Mode Tone Control
42	9.1.15.	Equalizer Channel 1
42	9.1.16.	Surround Decoder Modes
43	9.1.17.	Surround Reproduction Modes
43	9.1.18.	Surround Source Modes
43	9.1.19.	Surround Source Matrix Modes
44	9.1.20.	Surround Delay
44	9.1.21.	Surround Manual Input Balance
44	9.1.22.	Surround Input Balance Mode
44	9.1.23.	Surround Spatial Effect
44	9.1.24.	Panorama Sound Effect
44	9.1.25.	Surround Reverberation
45	9.2.	Summary of Readable Registers
45	9.2.1.	Quasi Peak Detector
45	9.2.2.	Digital Input Level Register
46	10.	Further Explanations and Application Hints
46	10.1.	Overview of the Surround Decoder and Reproduction Modes
47	10.2.	Useful Combinations of the Surround Decoder and Reproduction Modes
47	10.2.1.	Useful Combinations with the ADAPTIVE Surround Decoder Mode
47	10.2.2.	Useful Combinations with the PASSIVE Surround Decoder Mode
47	10.2.3.	Useful Combinations with the EFFECT Surround Decoder Mode
48	10.3.	Further Notes
48	10.4.	Input and Output Levels for Dolby Pro Logic Operation
48	10.5.	Dolby Qualification
49	10.6.	Phase Relationship of Outputs
50	10.7.	Minimum Control Transmissions for DPL 3520A
51	11.	Application Principle of the DPL 3520A
52	12.	Application Circuit Diagram of the DPL 3520A
53	13.	Dolby Pro Logic Processor Family
53	13.1.	DPL 3518A: Basic Dolby Pro Logic Coprocessor for the MSP Family
54	13.2.	DPL 3519A: Advanced Dolby Pro Logic Coprocessor for the MSP Family
56	14.	IC Failure Report
56	15.	Data Sheet History

DPL 3520A Dolby*) Pro Logic Processor

Note: This document contains information on a new product. Specifications and information herein are subject to change without notice.

*) "Dolby", the double-D symbol and "Pro Logic" are trademarks of Dolby Laboratories Licensing Corporation.

Dolby Pro Logic Processor Family

1. Introduction

The DPL 35xxA processor family is designed to decode Dolby encoded surround sound. The ICs integrate the complete Dolby Surround Pro Logic decoding on chip without any necessary external circuitry. This data sheet describes the features and specifications of all members of the IC family.

The DPL 3518A is designed as a coprocessor to one of the TV sound processing ICs of the MSP 34xx family. It only has digital interfaces. No analog input and output interfaces are supported.

The DPL 3519A is also designed as a coprocessor to the MSP family but has analog output channels in addition to the features of the DPL 3518A. Together with the MSP, a TV set with up to six outputs (L, R, C, SUB, S_L , S_R) can be developed together with headphones and several line outputs.

The DPL 3520A is designed as a stand-alone Dolby Surround Pro Logic decoder. An on-chip A/D converter digitizes analog inputs. The DPL 3520A can also be used as a coprocessor to the MSP 34xx single-chip Multistandard Sound Processor family. This gives another A/D input pair to the system.

The ICs of the DPL family are pin-compatible to the MSP ICs. This speeds up PCB development for customers using MSPs.

The software interface is largely the same as for the MSP 3400C. Volume, tone controls, matrixes and switches use the same registers and values. Thus, the standard MSP 3400C controlling software can be used to control the DPL 3520A. Little overhead is needed to control the Dolby Pro Logic part of the IC.

DPL 3518A Integrated Functions:

- Full Dolby Surround Pro Logic Adaptive Matrix
- Pseudo-surround mode for signals not encoded in Dolby Surround
- PANORAMA sound mode (3-D Surround sound via 2 loudspeakers)
- Noise sequencer
- Automatic input balance control
- 7 kHz low-pass filter
- 100 Hz low-pass filter for subwoofer
- Modified Dolby B-type NR decoder
- 30 ms surround delay according to table created by Dolby Laboratories (1 ms steps)
- 2 I²S input channels (e.g. MSP and DRPA)
- 2 I²S output channels, freely programmable with sound channels L/R (resp. L + C/R + C), C/S, Sub or I²S input
- Mode control: normal/phantom/wide/three channel/center off/panorama sound/stereo bypass
- Surround matrix mode control: adaptive/passive/effect
- Additional surround basewidth effect
- Reverberation of surround signals
- 2 digital input/output pins
- 1 digital input pin

DPL 3519A Integrated Functions (in Addition to all DPL 3518A Functions):

- Master volume control in dB units
- Level Trim for L, C, R, S in dB units, $\pm 12 \text{ dB}$
- Identical treble/bass/loudness function for L, C, R, S
- 5-band equalizer for C channel
- Separate volume control for two surround outputs
- Additional line output for HIFI receiver connection (SCART output). Volume for this output is in dB units.
- 3 pairs of D/A converters
- Scart switches

DPL 3520A Integrated Functions (in Addition to all DPL 3518A and DPL 3519A Functions)

- 1 pair of A/D converters
- Note: the 5-band equalizer for C channel can only be used in coprocessor mode. No parallel AD input possible.

DPL 3520/19/18A Applications:

Dolby Pro Logic Surround System in television sets in satellite receivers in video recorders

2. Functional Description

In the following, the functional description of the DPL 3520A is given. See section 13 for the modified block diagrams of the DPL 3518A and DPL 3519A.

Block diagram: DPL 3520A consists of three blocks:

- analog input section containing channel selection and 2 high-quality A/D converters
- DSP section performing audio baseband processing
- analog output section containing 6 D/A converters with 4-fold oversampling

Control-bus:

 The IC is controlled by I²C-bus. The I²C-bus device addresses are 80_{hex}/81_{hex}, 84_{hex}/85_{hex} and 88_{hex}/89_{hex}.

Clock System:

 Single crystal clock system (18.432 MHz), alternatively external clock.

Packages:

- 68-pin PLCC package
- 64-pin Shrink DIP package
- 52-pin Shrink DIP package

Power Consumption:

- typical: 450 mW at 5V
- typical: 120 mW at 8V

2.1. Features of the Analog Input Section

- three selectable analog pairs of audio baseband inputs (= three SCART inputs) Input level: ≤2V RMS; input impedance: ≥25 kΩ
- one selectable analog mono input; Input level: ≤2V RMS; input impedance: ≥10 kΩ
- 20 Hz to 20 kHz Bandwidth for SCART-to-SCARTcopy facilities
- two high-quality A/D converters

2.2. Features of the DSP-Section

- flexible selection of audio sources to be processed
- 4-channel digital input via I²S-Bus and 4-channel digital output via I²S-Bus.
- digital baseband processing: volume, bass, treble, loudness on output channels 1 and 2.
- Dolby Pro Logic processing
- 100 Hz low-pass for subwoofer
- 30 ms delay line

A block diagram of the DSP software is shown in Fig. 2–2.




Fig. 2-1: Block diagram of the DPL 3520A




Fig. 2–2: Firmware block diagram

2.3. Features of the Analog Output Section

 channel 1 and 2: two pairs of 4-fold oversampled D/Aconverters

Output level per channel: max. 1.4 V_{RMS} Output resistance: max. 5 k Ω S/N-Ratio: \geq 85 dB at maximum volume; max. noise voltage in mute mode: \leq 3 μ V (BW: 20 Hz...16 kHz)

- one pair of four-fold oversampled D/A-converters supplying two selectable pairs of SCART-Outputs. Output level per channel: max. 2 V_{RMS} Output resistance: max. 0.5 k Ω S/N-Ratio: \geq 85 dB (20 Hz ... 16 kHz)

2.4. SCART Switches

The analog input and output sections offer a wide range of switching facilities, which are shown in Fig. 2–3.

The switches are controlled by the ACB bits defined in the audio processing interface (see section 9. Programming the DSP Part).

If the DPL is switched off by first pulling STANDBYQ low, and then disconnecting the 5 V, but keeping the 8 V power supply (**'Standby'-mode**), the switches S1, S2, and S3 maintain their position and function. This facilitates the copying from selected SCART-inputs to SCART-outputs in the TV-sets standby mode.





Fig. 2–3: SCART-Switching Facilities Bold lines determine the default configuration

In case of power-on start or starting from standby, the IC switches automatically to the default configuration, shown in Fig. 2–3. This takes place after the first I^2C transmission into the DFP part. By transmitting the ACB register first, the default setting mode can be changed.

3. Specifications

Dimensions in mm


3.1. Outline Dimensions



SPGS0016-4/2E <u>AAAAAA</u> ᠳᠣᠣᠣᠣᡇ 3.8±0. 19.3±0.1 18±0.1 57.7±0.4 0.3 1 4.8±0.4 3.2±0.4 0.27±0.06 = 0.3 20.1±0.6 1±0.1 0.457 1.778±0.05

Fig. 3-2: 64-Pin Plastic Shrink Dual-Inline-Package (PSDIP64) Weight approximately 9.0 g Dimensions in mm

- 31 x 1.778 = 55.118±0.1






Fig. 3-3: 52-Pin Plastic Shrink Dual-Inline-Package (PSDIP52) Weight approximately 5.5 g Dimensions in mm

SPGS0015-1/2E

1.29 -**-**| i=-

3.2. Pin Connections and Short Descriptions

NC = not connected; leave vacant LV = if not used, leave vacant DVSS: if not used, connect to DVSS X = obligatory; connect as described in circuit diagram AHVSS: connect to AHVSS 20/19: pin description valid for DPL 3520A and

20/19: pin description valid for DPL 3520A and DPL 3519A

18: pin description valid for DPL 3518A

PLCC 68-pin	Pin No. PSDIP 64-pin	PSDIP 52-pin	Pin Name	Туре	Connection (if not used)	Short Description
1	16	14	NC		LV	Not connected
2	_	_	NC		LV	Not connected
3	15	13	NC		LV	Not connected
4	14	12	I2S_DA_IN1	IN	LV	I ² S1 data input
5	13	11	I2S_DA_OUT1	OUT	LV	I ² S1 data output
6	12	10	I2S_WS	OUT	LV	I ² S wordstrobe
7	11	9	I2S_CL	OUT	LV	l ² S clock
8	10	8	I2C_DA	IN/OUT	Х	I ² C data
9	9	7	I2C_CL	IN	Х	l ² C clock
10	8	_	NC	IN	Х	Not connected
11	7	6	STANDBYQ	IN	Х	Standby (low-active)
12	6	5	ADR_SEL	IN	Х	I ² C-Bus address select
13	5	4	D_CTR_IO0	IN/OUT	LV	Digital control IO 0
14	4	3	D_CTR_IO1	IN/OUT	LV	Digital control IO 1
15	3	_	NC		LV	Not connected
16	2	_	NC		LV	Not connected
17	_	_	NC		LV	Not connected
18	1	2	AUD_CL_OUT	OUT	LV	Audio clock output
19	64	1	D_CTR_IN	IN	LV	Digital control input
20	63	52	XTAL_OUT	OUT	Х	Crystal oscillator
21	62	51	XTAL_IN	IN	Х	Crystal oscillator
22	61	50	TESTEN	IN	Х	Test pin
23	60	49	NC		LV	Not connected
24	59	48	NC		LV	Not connected
25	58	47	NC		LV	Not connected
26	57	46	AVSUP		Х	Analog power supply +5 V
27	56	45	AVSS		Х	Analog ground
28	55	44	20/19: MONO_IN 18: NC	IN	LV	Mono input

	Pin No.		Pin Name	Туре	Connection	Short Description
PLCC 68-pin	PSDIP 64-pin	PSDIP 52-pin			(if not used)	
29	54	43	VREFTOP		Х	Reference voltage
30	53	42	20/19: SC1_IN_R 18: NC	IN	LV	Scart input 1 in, right
31	52	41	20/19: SC1_IN_L 18: NC	IN	LV	Scart input 1 in, left
32	51	_	20/19: ASG1 18: NC		AHVSS	Analog Shield Ground 1
33	50	40	20/19: SC2_IN_R 18: NC	IN	LV	Scart input 2 in, right
34	49	39	20/19: SC2_IN_L 18: NC	IN	LV	Scart input 2 in, left
35	48	_	20/19: ASG2 18: NC		AHVSS	Analog Shield Ground 2
36	47	38	20/19: SC3_IN_R 18: NC	IN	LV	Scart input 3 in, right
37	46	37	20/19: SC3_IN_L 18: NC	IN	LV	Scart input 3 in, left
38	-	_	20/19: ASG4 18: NC		AHVSS	Analog Shield Ground 4
39	45	_	NC		LV	Not connected
40	44	_	NC		LV	Not connected
41	43	_	NC		LV	Not connected
42	42	36	20/19: AGNDC 18: NC		X	Analog reference voltage high voltage part
43	41	35	20/19: AHVSS 18: NC		X	Analog ground
44	40	34	20/19: CAPL_C1 18: NC		X	Volume capacitor Channel1
45	39	33	20/19: AHVSUP 18: NC		X	Analog power supply 8.0 V
46	38	32	20/19: CAPL_C2 18: NC		X	Volume capacitor Channel 2
47	37	31	20/19: SC1_OUT_L 18: NC	OUT	LV	Scart output 1, left
48	36	30	20/19: SC1_OUT_R 18: NC	OUT	LV	Scart output 1, right
49	35	29	20/19:VREF1 18: NC		X	Reference ground 1 high voltage part
50	34	28	20/19: SC2_OUT_L 18: NC	OUT	LV	Scart output 2, left

	Pin No.		Pin Name	Туре	Connection	Short Description
PLCC 68-pin	PSDIP 64-pin	PSDIP 52-pin			(if not used)	
51	33	27	20/19: SC2_OUT_R 18: NC	OUT	LV	Scart output 2, right
-	32	-	NC		LV	Not connected
-	31	-	NC		LV	Not connected
52	30	_	20/19: ASG3 18: NC		AHVSS	Analog Shield Ground 3
53	-	-	NC		LV	Not connected
54	-	_	NC		LV	Not connected
55	_	_	NC		LV	Not connected
56	29	25	20/19: DACC1_L 18: NC	OUT	LV	Analog output Channel 1, left
57	28	24	20/19: DACC1_R 18: NC	OUT	LV	Analog output Channel 1, right
58	27	23	20/19:VREF2 18: NC		X	Reference ground 2 high voltage part
59	26	22	20/19: DACC2_L 18: NC	OUT	LV	Analog output Channel 2, left
60	25	21	20/19: DACC2_R 18: NC	OUT	LV	Analog output Channel 2, right
61	24	20	RESETQ	IN	Х	Power-on-reset
62	23	-	NC		LV	Not connected
63	22	_	NC		LV	Not connected
64	21	19	I2S_DA_OUT2	OUT	LV	I ² S2-data output
65	20	18	I2S_DA_IN2	IN	LV	I ² S2-data input
66	19	17	DVSS		X	Digital ground
67	18	16	DVSUP		X	Digital power supply +5 V
68	17	15	NC		LV	Not connected

3.3. Pin Configurations




Fig. 3-4: 68-pin PLCC package of the DPL 3519A and DPL 3520A




Fig. 3-5: 68-pin PLCC package of the DPL 3518A

AUD_CL_OUT [1	64 🛛	D_CTR_IN	AUD_CL_OUT	1	64	D_CTR_IN
NC [2	63 🛛	XTAL_OUT	NC [2	63] XTAL_OUT
NC [3	62]	XTAL_IN	NC E	3	62] XTAL_IN
D_CTR_IO1 [4	61 🛛	TESTEN	D_CTR_IO1	4	61] TESTEN
D_CTR_100 [5	60 🛛	NC	D_CTR_100	5	60] NC
ADR_SEL [6	59 🛛	NC	ADR_SEL	6	59] NC
STANDBYQ [7	58]	NC	STANDBYQ	7	58] NC
NC [8	57]	AVSUP	NC [8	57	AVSUP
12C_CL [9	56]	AVSS	I2C_CL	9	56	AVSS
12C_DA [10	55]	MONO_IN	I2C_DA	10	55] NC
12S_CL [11	54]	VREFTOP	12S_CL [11	54	VREFTOP
12S_WS [53]	SC1_IN_R	12S_WS [12	53] NC
I2S_DA_OUT1 [113	52]	SC1_IN_L	I2S_DA_OUT1 [13	52] NC
I2S_DA_IN1 [51]	ASG1	I2S_DA_IN1		51] NC
NC [15	50]	SC2_IN_R	NC [50] NC
NC [49]	SC2_IN_L	NC [49] NC
NC [61/ 025	48 🛛	ASG2	NC [48] NC
DVSUP [-	47 🛛	SC3_IN_R	DVSUP [18 J 19 J 20 J	47] NC
DVSS [19 📕	46 🛛	SC3_IN_L	dvss [19	46] NC
12S_DA_IN2 [19 J 20 J	45 🛛	NC	I2S_DA_IN2	20	45] NC
I2S_DA_OUT2 [21 🖸	44 🛛	NC	I2S_DA_OUT2 [21	44	NC
NC [22	43 🛛	NC	NC [22	43] NC
NC [23	42]	AGNDC	NC [23	42] NC
RESETQ [24	41]	AHVSS	RESETQ [24	41	NC
DACC2_R	25	40 🛛	CAPL_C1	NC [25	40] NC
DACC2_L [26	39 🛛	AHVSUP	NC [26	39] NC
VREF2 [27	38]	CAPL_C2	NC [27	38] NC
DACC1_R [28	37]	SC1_OUT_L	NC [28	37] NC
DACC1_L [29	36 🛛	SC1_OUT_R	NC [29	36] NC
ASG3 [30	35]	VREF1	NC [30	35] NC
NC [31	34]	SC2_OUT_L	NC E	31	34] NC
NC [32	33]	SC2_OUT_R	NC [32	33] NC

Fig. 3–6: 64-pin PSDIP package of the DPL 3519A and DPL 3520A

Fig. 3-7: 64-pin PSDIP package of the DPL 3518A

D_CTR_IN AUD_CL_OUT D_CTR_IO0 D_CTR_IO1 ADR_SEL STANDBYQ I2C_CL I2C_DA I2S_CL I2S_VS I2S_DA_OUT1 I2S_DA_IN1 NC NC DVSUP DVSS I2S_DA_IN2 I2S_DA_IN2 I2S_DA_OUT2 RESETQ DACC2_R DACC2_L VREF2 DACC1_R	I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I <td< th=""><th>DPL 3520/19 A</th><th>52 51 50 49 48 47 46 47 46 43 44 43 44 40 39 38 37 36 37 36 37 36 37 36 37 36 37 36 37 38 37 36 37 38 37 38 31 32 31 30 29</th><th>XTAL_OUT XTAL_IN TESTEN NC NC AVSUP AVSS MONO_IN VREFTOP SC1_IN_R SC2_IN_R SC2_IN_R SC2_IN_R SC3_IN_R SC3_IN_R SC3_IN_R SC3_IN_R SC3_IN_R AGNDC AHVSS CAPL_C1 AHVSUP CAPL_C2 SC1_OUT_L SC1_OUT_R VREF1</th></td<>	DPL 3520/19 A	52 51 50 49 48 47 46 47 46 43 44 43 44 40 39 38 37 36 37 36 37 36 37 36 37 36 37 36 37 38 37 36 37 38 37 38 31 32 31 30 29	XTAL_OUT XTAL_IN TESTEN NC NC AVSUP AVSS MONO_IN VREFTOP SC1_IN_R SC2_IN_R SC2_IN_R SC2_IN_R SC3_IN_R SC3_IN_R SC3_IN_R SC3_IN_R SC3_IN_R AGNDC AHVSS CAPL_C1 AHVSUP CAPL_C2 SC1_OUT_L SC1_OUT_R VREF1
-	9		- E	
]			
DACC1 L	Г 25		28 7	SC2_OUT_L
NC	C 26		27]	SC2_OUT_R

Fig. 3–8: 52-pin PSDIP package of the DPL 3519A and DPL 3520A

D_CTR_IN	[1	\bigcirc	52	þ	XTAL_OUT
AUD_CL_OUT	C 2		51	þ	XTAL_IN
D_CTR_IO0	ЦЗ		50	þ	TESTEN
D_CTR_IO1	[4		49	þ	NC
ADR_SEL	[5		48	þ	NC
STANDBYQ	6		47	þ	NC
I2C_CL	[7		46	þ	AVSUP
I2C_DA	C 8		45	þ	AVSS
I2S_CL	[9		44	þ	NC
I2S_WS	[10	◄	43	þ	VREFTOP
I2S_DA_OUT1	[11	Ĩ	42	þ	NC
I2S_DA_IN1	[12	3518	41	þ	NC
NC	[13	Ω.	40	þ	NC
NC	[14		39	þ	NC
NC	[15	2	38	þ	NC
DVSUP	[16	DPL	37	þ	NC
DVSS	[17		36	þ	NC
I2S_DA_IN2	C 18		35	þ	NC
I2S_DA_OUT2	[19		34	þ	NC
RESETQ	C 20		33	þ	NC
NC	[21		32	þ	NC
NC	[22		31	þ	NC
NC	[23		30	þ	NC
NC	[24		29	þ	NC
NC	[25		28	þ	NC
NC	C 26		27	כן	NC

Fig. 3–9: 52-pin PSDIP package of the DPL 3518A

3.4. Pin Circuits (pin numbers refer to PLCC68 package)




Fig. 3–10: Output Pins 5 and 64 (I²S_DA_OUT1/2)

Fig. 3–12: Input Pins 4, 11, 12, 19, 61, 62, and 65 (I²S_DA_IN1/2, STANDBYQ, ADR_SEL, D_CTR_IN, RESETQ, TESTEN)




Fig. 3–11: Input/Output Pins 8 and 9 (I²C_DA, I²C_CL)





Fig. 3–13: Input/Output Pins 6, 7, 13, and 14 (I²S_WS, I²S_CL, D_CTR_IO0/1)



3.5. Electrical Characteristics

3.5.1. Absolute Maximum Ratings

Symbol	Parameter	Pin Name	Min.	Max.	Unit
T _A	Ambient Operating Temperature	-	0	70	°C
T _S	Storage Temperature	-	-40	125	°C
V _{SUP1}	First Supply Voltage	AHVSUP	-0.3	9.0	V
V _{SUP2}	Second Supply Voltage	DVSUP	-0.3	6.0	V
V _{SUP3}	Third Supply Voltage	AVSUP	-0.3	6.0	V
$\mathrm{dV}_{\mathrm{SUP23}}$	Voltage between AVSUP and DVSUP	AVSUP, DVSUP	-0.5	0.5	V
P _{TOT}	Chip Power Dissipation PLCC68 without Heat Spreader	AHVSUP, DVSUP, AVSUP		1100	mW
V _{Idig}	Input Voltage, all Digital Inputs		-0.3	V _{SUP2} +0.3	V
l _{ldig}	Input Current, all Digital Pins	-	-20	+20	mA ¹⁾
V _{lana}	Input Voltage, all Analog Inputs	SCn_IN_s, ²⁾ MONO_IN	-0.3	V _{SUP1} +0.3	V
l _{lana}	Input Current, all Analog Inputs	SCn_IN_s, ²⁾ MONO_IN	-5	+5	mA ¹⁾
I _{Oana}	Output Current, all SCART Outputs	SCn_OUT_s ²⁾	3), 4)	3), 4)	
I _{Oana}	Output Current, all Analog Outputs except SCART Outputs	DACp_s ²⁾	3)	3)	
I _{Cana}	Output Current, other pins connected to capacitors	CAPL_p, ²⁾ AGNDC	3)	3)	

³⁾ The Analog Outputs are short circuit proof with respect to First Supply Voltage and Ground.

⁴⁾ Total chip power dissipation must not exceed absolute maximum rating.

Stresses beyond those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions/Characteristics" of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

3.5.2. Recommended Operating Conditions

at T_A = 0 to 70 $^\circ\text{C}$

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
V _{SUP1}	First Supply Voltage	AHVSUP	7.6	8.0	8.4	V
V _{SUP2}	Second Supply Voltage	DVSUP	4.75	5.0	5.25	V
V _{SUP3}	Third Supply Voltage	AVSUP	4.75	5.0	5.25	V
V _{REIL}	RESET Input Low Voltage	RESETQ			0.45	V _{SUP2}
V _{REIH}	RESET Input High Voltage		0.8			V _{SUP2}
t _{REIL}	RESET Low Time after DVSUP Stable and Oscillator Startup		5			μs
V _{DIGIL}	Digital Input Low Voltage	STANDBYQ, ADR_SEL, TESTEN,			0.25	V _{SUP2}
V _{DIGIH}	Digital Input High Voltage	D_CTR_IN, D_CTR_IO_0/1	0.75			V _{SUP2}
t _{STBYQ1}	STANDBYQ Setup Time before Turn-off of Second Supply Voltage	STANDBYQ, DVSUP	1			μs
I ² C-Bus Re	commendations					
V _{IMIL}	I ² C-BUS Input Low Voltage	I ² C_CL,			0.3	V _{SUP2}
V _{IMIH}	I ² C-BUS Input High Voltage	I ² C_DA	0.6			V _{SUP2}
f _{IM}	I ² C-BUS Frequency	I ² C_CL			1.0	MHz
t _{I2C1}	I ² C START Condition Setup Time	I ² C_CL,	120			ns
t _{I2C2}	I ² C STOP Condition Setup Time	I ² C_DA	120			ns
t _{I2C3}	I ² C-Clock Low Pulse Time	I ² C_CL	500			ns
t _{I2C4}	I ² C-Clock High Pulse Time		500			ns
t _{I2C5}	I ² C-Data Setup Time Before Rising Edge of Clock	I ² C_CL, I ² C_DA	55			ns
t _{I2C6}	I ² C-Data Hold Time after Falling Edge of Clock		55			ns
V _{I2SIL}	I ² S-Data Input Low Voltage	I2S_DA_IN1/2			0.25	V _{SUP2}
V _{I2SIH}	I ² S-Data Input High Voltage		0.75			V _{SUP2}
t _{I2S1}	I ² S-Data Input Setup Time before Rising Edge of Clock	I2S_DA_IN1/2, I2S_CL	20			ns
t _{I2S2}	I ² S-Data Input Hold Time after Falling Edge of Clock		0			ns

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
V _{I2SIDL}	I ² S-Input Low Voltage when DPL 3520/19/18A in I2S-Slave-Mode	I2S_CL, I2S_WS			0.25	V _{SUP2}
V _{I2SIDH}	I ² S-Input High Voltage when DPL 3520/19/18A in I2S-Slave-Mode		0.75			V_{SUP2}
f _{I2SCL}	I ² S-Clock Input Frequency when DPL 3520/19/18A in I2S-Slave- Mode	I2S_CL		1.024		MHz
R _{I2SCL}	I ² S-Clock Input Ratio when DPL 3520/19/18A in I2S-Slave- Mode		0.9		1.1	MHz
f _{I2SWS}	I ² S-Wordstrobe Input Frequency when DPL 3520/19/18A in I2S- Slave-Mode	I2S_WS		32.0		kHz
t _{I2SWS1}	I ² S-Wordstrobe Input Setup Time before Rising Edge of Clock when DPL 3520/19/18A in I2S-Slave- Mode	I2S_WS, I2S_CL	60			ns
t _{I2SWS2}	I ² S-Wordstrobe Input Hold Time after Falling Edge of Clock when DPL 3520/19/18A in I2S-Slave- Mode		0			ns
Crystal Reco	mmendations for Master-Slave Applica	ation				
f _P	Parallel Resonance Frequency at 12 pF Load Capacitance			18.432		MHz
f _{TOL}	Accuracy of Adjustment		-20		+20	ppm
D _{TEM}	Frequency Variation versus Temperature		-20		+20	ppm
R _R	Series Resistance			8	25	Ω
C ₀	Shunt (Parallel) Capacitance			6.2	7.0	pF
C ₁	Motional (Dynamic) Capacitance		19	24		fF
Load Capaci	tance Recommendations for Master-Sl	ave Applications				
CL	External Load Capacitance ²⁾	XTAL_IN, XTAL_OUT	PSDIP PLCC	1.5 3.3		pF pF
f _{CL}	Required Open Loop Clock Frequency (T _{amb} = 25°C)		18.431		18.433	MHz

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit
Crystal Rec	ommendations for Stand Alone Applicat	ion (No Master-Sla	ve Mode p	ossible)		
f _P	Parallel Resonance Frequency at 12 pF Load Capacitance			18.432		MHz
f _{TOL}	Accuracy of Adjustment		-100		+100	ppm
D _{TEM}	Frequency Variation versus Temperature		-50		+50	ppm
R _R	Series Resistance			8	25	Ω
C ₀	Shunt (Parallel) Capacitance			6.2	7.0	pF
Load Capac	itance Recommendations for Stand Alo	ne Application (No	Master-Sla	ave Mode	possible)	
CL	External Load Capacitance ²⁾	XTAL_IN, XTAL_OUT	PSDIP PLCC	1.5 3.3		pF pF
Amplitude R	Recommendation for Operation with Exte	ernal Clock Input (C	i _{load} after r	eset = 22	pF)	
V _{XCA}	External Clock Amplitude	XTAL_IN	0.7			V _{pp}
Analog Inpu	t and Output Recommendations					
C _{AGNDC}	AGNDC-Filter-Capacitor	AGNDC	-20%	3.3		μF
	Ceramic Capacitor in Parallel		-20%	100		nF
C _{inSC}	DC-Decoupling Capacitor in front of SCART Inputs	SCn_IN_s ¹⁾	-20%	330	+20%	nF
V _{inSC}	SCART Input Level				2.0	V _{RMS}
V _{inMONO}	Input Level, Mono Input	MONO_IN			2.0	V _{RMS}
R _{LSC}	SCART Load Resistance	SCn_OUT_s ¹⁾	10			kΩ
C _{LSC}	SCART Load Capacitance				7.5	nF
C _{VMA}	Channel1/2 Volume Capacitor	CAPL_s ¹⁾		10		μF
C _{FMA}	Channel1/2 Filter Capacitor	DACp_s ¹⁾	-10%	1	+10%	nF
C _{VREFTOP}	VREFTOP-Filter-Capacitor	VREFTOP	-20%	10		μF

¹⁾ "n" means "1", "2" or "3", "s" means "L" or "R", "p" means "C1" or "C2"

²⁾ External capacitors at each crystal pin to ground are required. They are necessary to tune the open-loop frequency of the internal PLL and to stabilize the frequency in closed-loop operation. The higher the capacitors, the lower the clock frequency results. The nominal free running frequency should match 18.432 MHz as closely as possible. Due to different layouts of customer PCBs, the matching capacitor size should be defined in the application. The suggested values (1.5 pF/3.3 pF) are figures based on experience with various PCB layouts.

3.5.3. Characteristics

at T_A = 0 to 70 °C, f_{CLOCK} = 18.432 MHz, V_{SUP1} = 7.6 to 8.4 V, V_{SUP2,3} = 4.75 to 5.25 V for min./max. values

(Typical values are measured at T_A = 25 °C, AHVSUP = 8 V, DVSUP = 5 V, AVSUP = 5 V.)

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
DCO	•					•	
f _{CLOCK}	Clock Input Frequency	XTAL_IN		18.432		MHz	
D _{CLOCK}	Clock High to Low Ratio		45		55	%	
t _{JITTER}	Clock Jitter (verification not provided in production test)				50	ps	
V _{xtalDC}	DC-Voltage Oscillator			2.5		V	
t _{Startup}	Oscillator Startup Time at VDD Slew-rate of 1 V / 1 μs	XTAL_IN, XTAL_OUT		0.4	1.0	ms	
Power Supp	ly						
I _{SUP1A}	First Supply Current (active) Analog Volume for channel1/2 at 0dB Analog Volume for channel1/2 at -30 dB at T _j = 27 °C	AHVSUP	8.2 5.6	14.8 10.0	22.0 15.0	mA mA	f = 18.432 MHz AHVSUP = 8 V DVSUP = 5 V AVSUP = 5 V
I _{SUP2A}	Second Supply Current (active)	DVSUP	60	65	70	mA	f = 18.432 MHz DVSUP = 5 V
I _{SUP3A}	Third Supply Current (active)	AVSUP		25		mA	f = 18.432 MHz AVSUP = 5 V
I _{SUP1S}	First Supply Current (standby mode) at $T_j = 27 \text{ °C}$	AHVSUP	2.8	5.0	7.2	mA	STANDBYQ = low VSUP = 8 V
Audio Clock	Output						
V _{APUAC}	Audio Clock Output AC Voltage	AUD_CL_OUT	1.2			V _{pp}	40 pF load
V _{APUDC}	Audio Clock Output DC Voltage		0.4		0.6	V _{SUP1}	
Digital Outp	ut						
V _{DCTROL}	Digital Output Low Voltage	D_CTR_IO0			0.4	V	I _{DDCTR} = 1 mA
V _{DCTROH}	Digital Output High Voltage	D_CTR_IO1	4.0			V	I _{DDCTR} = -1 mA
I ² C Bus							
V _{IMOL}	I ² C-Data Output Low Voltage	I ² C_DA			0.4	V	I _{IMOL} = 3 mA
I _{IMOH}	I ² C-Data Output High Current				1	μA	V _{IMOH} = 5 V
t _{IMOL1}	I ² C-Data Output Hold Time after Falling Edge of Clock	I ² C_DA, I ² C_CL	15			ns	
t _{IMOL2}	I ² C-Data Output Setup Time before Rising Edge of Clock		100			ns	f _{IM} = 1 MHz DVSUP = 5 V
I ² S Bus							
V _{I2SOL}	I ² S Output Low Voltage	12S_WS,	0.4			V	I _{I2SOL} = 1 mA
V _{I2SOH}	I ² S Output High Voltage	I2S_CL, I2S_DA_OUT			4.0	V	$I_{12SOH} = -1 \text{ mA}$
f _{I2SCL}	I ² S-Clock Output Frequency	I2S_CL		1204		kHz	DVSUP = 5 V
f _{I2SWS}	I ² S-Wordstrobe Output Frequency	I2S_WS		32.0		kHz	DVSUP = 5 V

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
t _{I2S1/I2S2}	I ² S-Clock High/Low-Ratio	I2S_CL	0.9	1.0	1.1		
t _{I2S3}	I ² S-Data Setup Time before Rising Edge of Clock	I2S_CL, I2S_DA_OUT	200			ns	DVSUP = 4.75 V
t _{12S4}	I ² S-Data Hold Time after Falling Edge of Clock		12			ns	DVSUP = 5.25 V
t _{12S5}	I ² S-Wordstrobe Setup Time before Rising Edge of Clock	I2S_CL, I2S_WS	100			ns	DVSUP = 4.75 V
t _{I2S6}	I ² S-Wordstrobe Hold Time after Falling Edge of Clock		50			ns	DVSUP = 5.25 V
Analog Grou	nd						
V _{AGNDC0}	AGNDC Open Circuit Voltage	AGNDC	3.64	3.73	3.84	V	$R_{load} \ge 10 \ M\Omega$
R _{outAGN}	AGNDC Output Resistance at $T_j = 27 \degree C$ from $T_A = 0$ to 70 $\degree C$		70 70	125	180 180	kΩ kΩ	$3 \text{ V} \leq \text{V}_{\text{AGNDC}} \leq 4 \text{ V}$
Analog Input	Resistance						
R _{inSC}	SCART Input Resistance at $T_j = 27 \ ^{\circ}C$ from $T_A = 0$ to 70 $^{\circ}C$	SCn_IN_s ¹⁾	25 25	40	58 58	kΩ kΩ	f _{signal} = 1 kHz, I ≤ 0.05 mA
R _{inMONO}	MONO Input Resistance at $T_j = 27 \text{ °C}$ from $T_A = 0$ to 70 °C	MONO_IN	10 10	16	23 23	kΩ kΩ	f _{signal} = 1 kHz, I ≤ 0.1 mA
Audio Analog	g-to-Digital-Converter						•
V _{AICL}	Analog Input Clipping Level for Analog-to-Digital-Conversion	SCn_IN_s, ¹⁾ MONO_IN	2.00	2.12	2.25	V _{RMS}	f _{signal} = 1 kHz
SCART Outp	outs						•
R _{outSC}	SCART Output Resistance at $T_j = 27 \ ^\circ C$ from $T_A = 0$ to 70 $^\circ C$	SCn_OUT_s ¹⁾	0.20 0.20	0.33	0.46 0.5	kΩ kΩ	f _{signal} = 1 kHz, I = 0.1 m/
dV _{OUTSC}	Deviation of DC-Level at SCART Output from AGNDC Voltage		-70		+70	mV	
A _{SCtoSC}	Gain from Analog Input to SCART Output	SCn_IN_s ¹⁾ MONO_IN	-1.0	0	+0.5	dB	f _{signal} = 1kHz
frSCtoSC	Frequency Response from Analog Input to SCART Output bandwidth: 0 to 20000 Hz	→ SCn_OUT_s ¹⁾	-0.5	0	+0.5	dB	with respect to 1 kHz
V _{outSC}	Signal Level at SCART-Output during full-scale digital input signal from DSP	SCn_OUT_s ¹⁾	1.8	1.9	2.0	V _{RMS}	f _{signal} = 1 kHz

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
Channel 1 a	nd 2 Outputs		•	•	•	•	•
R _{outMA}	Channel1/2 Output Resistance at $T_j = 27 \degree C$ from $T_A = 0$ to 70 $\degree C$	DACp_s ¹⁾	2.1 2.1	3.3	4.6 5.0	kΩ kΩ	f _{signal} = 1 kHz, I = 0.1 m/
V _{outDCMA}	DC-Level at Channel1/2-Output for Analog Volume at 0 dB for Analog Volume at –30 dB		1.74 -	1.94 61	2.28 -	V mV	
V _{outMA}	Signal Level at Channel1/2-Output during full-scale digital input signal from DSP for Analog Volume at 0 dB		1.23	1.37	1.51	V _{RMS}	f _{signal} = 1 kHz
Analog Perfe	ormance			1			I
SNR	Signal-to-Noise Ratio						
	from Analog Input to DSP	MONO_IN, SCn_IN_s ¹⁾	85	88		dB	Input Level = -20 dB with resp. to V _{AICL} , f _{sig} = 1 kHz, equally weighted 20 Hz 16 kHz ²)
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO_IN,} \\ \text{SCn_IN_s^{1)}} \\ \rightarrow \\ \text{SCn_OUT_s^{1)}} \end{array}$	93	96		dB	Input Level = -20 dB , $f_{sig} = 1 \text{ kHz}$, equally weighted 20 Hz $20 kHz$
	from DSP to SCART Output	SCn_OUT_s ¹⁾	85	88		dB	Input Level = -20 dB , $f_{sig} = 1 \text{ kHz}$, equally weighted $20 \text{ Hz} \dots 15 \text{ kHz}^{3)}$
	from DSP to Channel1/2-Output for Analog Volume at 0 dB for Analog Volume at –30 dB	DACp_s ¹⁾	85 78	88 83		dB dB	Input Level = -20 dB , $f_{sig} = 1 \text{ kHz}$, equally weighted $20 \text{ Hz} \dots 15 \text{ kHz}^{3}$
THD	Total Harmonic Distortion						
	from Analog Input to DSP	MONO_IN, SCn_IN_s ¹⁾			0.05	%	Input Level = -3 dBr with resp. to V _{AICL} , f _{sig} =1kHz equally weighted 20 Hz16 kHz, R _{Load} = 30 k Ω^{2})
	from Analog Input to SCART Output	$\begin{array}{c} \text{MONO_IN,} \\ \text{SCn_IN_s} \\ \rightarrow \\ \text{SCn_OUT_s^{1)}} \end{array}$		0.01	0.03	%	Input Level = -3 dBr , f _{sig} = 1 kHz, equally weighted 20 Hz20 kHz R _{Load} = 30 k Ω
	from DSP to SCART Output	SCn_OUT_s ¹⁾		0.01	0.03	%	Input Level = -3 dBr , $f_{sig} = 1 \text{ kHz}$, equally weighted 20 Hz 16 kHz $R_{Load} = 30 \text{ k}\Omega^{3)}$
	from DSP to Channel1/2 Output	DACp_s ¹⁾		0.01	0.03	%	Input Level = -3 dBr , $f_{sig} = 1 \text{ kHz}$, equally weighted 20 Hz 16 kHz $R_{Load} = 30 \text{ k}\Omega^{3)}$

"n" means "1", "2" or "3", "s" means "L" or "R", "p" means "C1" or "C2"
DSP measured at I²S-Output
DSP Input at I²S-Input

DPL 35xxA	
-----------	--

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions
XTALK	Crosstalk attenuation – PLCC68 – PSDIP64						Input Level = -3 dB , $f_{sig} = 1 \text{ kHz}$, unused ana- log inputs connected to ground by Z<1 k Ω
	between left and right channel within SCART Input/Output pair (L \rightarrow R, R \rightarrow L)						equally weighted 20 Hz 20 kHz
	$SCn_IN \rightarrow SCn_OUT^{1)}$	PLCC68 PSDIP64	80 80			dB dB	2)
	$SCn_IN \to DSP^{1)}$	PLCC68 PSDIP64	80 80			dB dB	
	$DSP \to SCn_OUT^{1)}$	PLCC68 PSDIP64	80 80			dB dB	3)
	between left and right channel v Output pair	vithin channel1/2					equally weighted 20 Hz16 kHz
	$DSP\toDACp^{1)}$	PLCC68 PSDIP64	80 75			dB dB	3)
	between SCART Input/Output pairs ¹	1)					(equally weighted
	D = disturbing program O = observed program						20 Hz20 kHz) same signal source on left and right disturbing channel, effect on each
	D: MONO/SCn_IN \rightarrow SCn_OUT O: MONO/SCn_IN \rightarrow SCn_OUT ¹⁾	PLCC68 PSDIP64	100 100			dB dB	observed output channe
	D: MONO/SCn_IN \rightarrow SCn_OUT O: or unsel. MONO/SCn_IN \rightarrow DSP	PLCC68 1) PSDIP64	95 95			dB dB	2)
	D: MONO/SCn_IN \rightarrow SC1_OUT O: DSP \rightarrow SCn_OUT ¹⁾	PLCC68 PSDIP64	100 100			dB dB	3)
	D: MONO/SCn_IN \rightarrow unselected O: DSP \rightarrow SC1_OUT ¹)	PLCC68 PSDIP64	100 100			dB dB	3)
	Crosstalk between channel 1 and q pairs $\text{DSP} \rightarrow \text{DACp}^{1)}$	channel 2 Output PLCC68 PSDIP64	95 90			dB dB	(equally weighted 20 Hz 16 kHz) ³⁾ same signal source on left and right disturbing channel, effect on each observed output channe
	Crosstalk from channel 1 and channel put and vice versa D = disturbing program O = observed program	el 2 to SCART Out-					(equally weighted 20 Hz20 kHz) same signal source on left and right disturbing channel, effect on each observed output channel
	D: MONO/SCn_IN/DSP \rightarrow SCn_OU O: DSP \rightarrow DACp ¹⁾	IT PLCC68 PSDIP64	90 85			dB dB	SCART output load resist tance 10 k Ω
	D: MONO/SCn_IN/DSP \rightarrow SCn_OU O: DSP \rightarrow DACp ¹⁾	IT PLCC68 PSDIP64	95 85			dB dB	SCART output load resist tance 30 k Ω
	D: DSP \rightarrow DACp O: MONO/SCn_IN \rightarrow SCn_OUT ¹⁾	PLCC68 PSDIP64	100 95			dB dB	3)
	1	PLCC68	100			dB	

Symbol	Parameter	Pin Name	Min.	Тур.	Max.	Unit	Test Conditions					
PSRR: reject	PSRR: rejection of noise on AHVSUP at 1 kHz											
PSRR	AGNDC	AGNDC		80		dB						
	From analog Input to DSP	MONO_IN SCn_IN_s ¹⁾		69		dB						
	From analog Input to SCART Output	MONO_IN SCn_IN_s, ¹⁾ SCn_OUT_s ¹⁾		74		dB						
	From DSP to SCART Output	SCn_OUT_s ¹⁾		70		dB						
	From DSP to channel1/2 Output	DACp_s ¹⁾		80		dB						

3.5.4. Measurements According to Dolby Specifications, Typical Values

(Typical values are measured at T_A = 25 °C, AHVSUP = 8 V, DVSUP = 5 V, AVSUP = 5 V.)

Crosstalk at cardinal point at High Level Input (+15 dB @ 1 kHz = 0 dB Full Scale = 2 Vrms)									
Channel L C R S									
Left:	+0.17	-60	-68	-57					
Center:	-53	0.0	-53	-63					
Right:	-68	-62	+0.03	-60					
Surround:	-56	-70	-56	+0.02					

Crosstalk at o Scale)	Crosstalk at cardinal point at Low Level Input (-20dB @ 1kHz = -35dBdB Full Scale)									
Channel L C R S										
Left:	+0.08	-44	-46	-41						
Center:	-45	0.0	-46	-41						
Right:	-45	-44	0.05	-41						
Surround:	-39	-44	-44	-2.58						

Frequency Response Characteristics									
Mode L C R S									
Normal	20/15.4k	100/15.4k	20/15.4k	20/7k					
Wide	20/15.4k	20/15.4k	20/15.4k	20/7k					
Phantom	20/15.4k		20/15.4k	20/7k					

SNR Measure	SNR Measurements									
	L	С	R	S						
Weighted	-69dB	-69dB	–69dB	-69dB						

Measured on the Dolby Stand Alone Board. Conditions: 355 mVrms @ SCART1IN with 2 kHz Scart Prescale = 20 h, Vol = -9 dB 100 mVrms output @DAC1out

measured with CCIR/ARM (System One: CCIR-2k, AVG)

4. I²C-Bus Interface

As a slave receiver, the DPL can be controlled via I²Cbus. Access to internal memory locations is achieved by subaddressing. The MODE_REG, the CONTROL register and the DFP processor have separate subaddressing register banks.

In order to allow for more DPL or MSP ICs to be connected to the control bus, an ADR SEL pin was implemented. With ADR_SEL pulled to high, low, or left open, the DPL responds to changed device addresses. Thus, three identical devices can be selected.

By means of the RESET bit in the CONTROL register. all devices with the same device address are reset.

The IC is selected by asserting a special device address in the address part of an I²C-transmission. A device address pair is defined as a write address (80 hex, 84 hex, or 88 hex) and a read address (81 hex, 85 hex, or 89 hex). Writing is done by sending the device write address first, followed by the subaddress byte, two address bytes, and two data bytes. For reading, the read address has to be transmitted first by sending the device write address (80 hex, 84 hex, or 88 hex), followed by the subaddress byte and two address bytes. Without sending a stop condition, reading of the addressed data is

done by sending the device read address (81 hex, 85 hex, or 89 hex) and reading two bytes of data. Refer to Fig. 4–1: I²C-Bus Protocol and section 4.2.: Proposal for DPL I²C-Telegrams.

Due to the internal architecture of the DPL, the IC cannot react immediately to an I²C request. The typical response time is about 0.3 ms. If the receiver (DPL) cannot receive another complete byte of data until it has performed some other function, it can hold the clock line I2C CL LOW to force the transmitter into a wait state. The positions within a transmission where this may happen are indicated by 'Wait' in section 4.1. The maximum wait period of the DPL during normal operation mode is less than 1 ms.

I²C-Bus error conditions:

If an internal error occurs, the DPLs wait period is extended to a maximum of 1.8 ms. Afterwards, the DPL does not acknowledge (NAK) the device address. The data line will be left HIGH by the DPL and the clock line will be released. The master can then generate a STOP condition to abort the transfer.

By means of NAK, the master is able to recognize the error state and to reset the IC via I²C-Bus. While transmitting the reset protocol (see 4.1.) to 'CONTROL', the master must ignore the 'Not Acknowledge Bits' (NAK) of the DPL.

Name	Binary Value	Hex Value	Hex Value	Hex Value	Mode	Function
			ADR_SEL=			
		low	high	left open		
DPL	1000 xx0x	80/81	84/85	88/89	R/W	DPL device address
CONTROL	0000 0000		00			software reset
WR_MR	0001 0000		10		W	write address MODE_REG
RD_MD	0001 0001		11		W	read address MODE_REG
WR_DFP	0001 0010	12		W	write address DFP	
RD_DFP	0001 0011		13		W	read address DFP

Table 4–1: I²C-Bus Device and Subaddresses

Table 4-2: Control Register

Name	MSB	14	131	LSB
CONTROL	RESET	0	0	0

4.1. Protocol Description

Write to DFP or MODE_REG

	S	hex 80	Wait	ACK	sub-addr	ACK	addr-byte high	ACK	addr-byte low	ACK	data-byte high	ACK	data-byte low	ACK	Ρ
--	---	--------	------	-----	----------	-----	-------------------	-----	---------------	-----	----------------	-----	---------------	-----	---

Read from DFP or MODE_REG

s	hex 80	Wait	ACK	sub-addr	ACK	addr-byte	ACK	addr-byte	ACK	s	hex 81	Wait	ACK	data-byte	A	ck.	data-byte	NAK	Р
						high		low						high			low	$\langle \rangle \rangle$	

Write to the Control Register

S	hex 80	Wait	ACK	sub-addr	ACK	data-byte high	ACK	data-byte low	ACK	Ρ
---	--------	------	-----	----------	-----	----------------	-----	---------------	-----	---

Note: S =

- I²C-Bus Start Condition from master P = I²C-Bus Stop Condition from master
- ACK = Acknowledge-Bit: LOW on I²C_DA from slave (=DPL, grey)
- or master (=CCU, hatched)
- NAK = Not Acknowledge-Bit: HIGH on I²C_DA from master (=CCU, hatched) to indicate 'End of Read' or from DPL indicating internal error state
- Wait = I²C-Clock line held low by the slave (=DPL) while interrupt is serviced (<1 ms)




Fig. 4–1: I²C-bus protocol (MSB first; data must be stable while clock is high)

4.2. Proposal for DPL I²C-Telegrams

4.2.1. Symbols

daw dar	Write Device Address Read Device Address Start Condition
< >	Stop Condition
aa dd	Address Byte Data Byte
	,

4.2.3. Read Telegrams

<daw< th=""><th>11</th><th>aa</th><th>aa</th><th><dar< th=""><th>dd</th><th>dd></th><th>read data from MODE_REG</th></dar<></th></daw<>	11	aa	aa	<dar< th=""><th>dd</th><th>dd></th><th>read data from MODE_REG</th></dar<>	dd	dd>	read data from MODE_REG				
register											
<daw< td=""><td>13</td><td>aa</td><td>aa</td><td><dar< td=""><td>dd</td><td>dd></td><td>read data from DFP register</td></dar<></td></daw<>	13	aa	aa	<dar< td=""><td>dd</td><td>dd></td><td>read data from DFP register</td></dar<>	dd	dd>	read data from DFP register				

4.2.4. Examples

<80	00	80	00>	>		RESET DPL statically
<80	00	00	00>	>		clear RESET
<80	12	00	08	03	20>	set channel source 1
						to DOLBYLR and Matrix to
						STEREO

4.2.2. Write Telegrams

<daw <daw< th=""><th></th><th></th><th></th><th></th><th>dd></th><th>software RESET write data into MODE REG</th></daw<></daw 					dd>	software RESET write data into MODE REG
-uuw	10	uu	uu	uu	uur	register
<daw< td=""><td>12</td><td>aa</td><td>aa</td><td>dd</td><td>dd></td><td>write data into DFP register</td></daw<>	12	aa	aa	dd	dd>	write data into DFP register

4.3. Start-Up Sequence

After power on or RESET, the IC is in an inactive state. The CCU has to transmit the required coefficient set for a given operation via the I²C-bus.

5. Audio PLL and Crystal Specifications

5.1. Operation with Crystal

The DPL requires a 18.432 MHz (12 pF, parallel) crystal. The clock supply of the whole system depends on the DPL operation mode:

1. Stand-Alone

The system clock runs free on the crystal's 18.432 MHz.

2. I²S slave operation:

In this case, the system clock is locked to a synchronizing signal (I2S_WS) supplied by the coprocessor chip.

Remark on using the crystal:

External capacitors are required at each crystal pin to ground. They are necessary for tuning the open-loop frequency of the internal PLL and for stabilizing the frequency in closed-loop operation. The higher the capacitors, the lower the clock frequency results. The nominal free running frequency should match the center of the tolerance range between 18.433 and 18.431 MHz as closely as possible.

5.2. Operation without Crystal

When used together with a member of the MSP family, the DPL can be driven by the 18.432 MHz clock supplied by the MSP. The clock input is: XTAL_IN (connection via coupling capacitor (C>1nF)). No crystal is used in this mode.

6. I²S-Bus Interface

By means of this standardized interface, additional feature processors can be connected to the DPL. Two possible formats are supported: The standard mode (MODE_REG[4]=0) selects the SONY format, where the I2S_WS signal changes at the word boundaries. The so-called PHILIPS format, which is characterized by a change of the I2S_WS signal one I2S_CL period before the word boundaries, is selected by setting MODE_REG[4]=1.

The DPL normally serves as the slave on the I²S interface (default setting after power-up). I²S-clock and word strobe lines are input to the DPL and the master clock is synchronized to 576 times the I2S_WS rate (32 kHz). By setting MODE_REG[3]=0, the DPL is switched to Master Mode. Now, these lines are input to the DPL and the master clock is synchronized to 576 times the I2S_WS rate (32 kHz).

The I²S-bus interface consists of six pins:

1. I2S_DA_IN1, I2S_DA_IN2: For input, four channels (two channels per line, 2×16 bits) per sampling cycle (32 kHz) are transmitted.

2. I2S_DA_OUT1, I2S_DA_OUT2: For output, four channels (two channels per line, 2×16 bits) per sampling cycle (32 kHz) are transmitted.


3. I2S_CL:


Gives the timing for the transmission of I^2S serial data (1.024 MHz).

4. I2S_WS:


The I2S_WS word strobe line defines the left and right sample.

6.1. I²S Bus Timing Diagram





Detail A,B



7. Power-up Sequence

The reset pin should not be high (>0.45 DVSUP, see recommended operation conditions) before the 5 Volt digital powersupply (DVSUP) is >4.75 Volt **and** the DPL-Clock is running (Delay: 1 ms max, 0.5 ms typ.).

This means, if the reset low-high edge starts with a delay of 2 ms after DVSUP>4.75 Volt, even under worst case conditions, the reset is ok.




Fig. 7-1: Power-up sequence

8. Programming the Mode Register

All transmissions on the control bus are 16 bits wide.

Table 8-1: DPL mode register

Register	Write Address (hex)	Function
MODE_REG	0083	mode register

The register 'MODE_REG' contains the control bits determining the operation mode of the DPL; Table 8–2 explains all bit positions.

Table 8-2: Control word 'MODE_REG'

		MODE_REG 0083h	iex		
Bit	Function	Comment	Definition	Reset condition	Recom- menda- tion
[0]	not used			0	0
[1]	DCTR_TRI	Digital control IO 0/1 tristate	0 : active 1 : tristate	1	0
[2]	I2S_TRI	I ² S outputs tristate (I2S_CL, I2S_WS, I2S_DA_OUT)	0 : active 1 : tristate	1	0
[3]	I2S_MODE	Master/Slave mode of the I ² S-bus	0 : Master 1 : Slave	1	Х
[4]	I2S_WS_MODE	WS due to the Sony or Philips-Format	0 : Sony 1 : Philips	0	Х
[5]	AUDIO_CL_OUT	Switch Audio_Clock_Out- put to tristate	0 : on 1 : tristate	0	Х
[15:6]	not used			0	0

9. Programming the DSP Part

9.1. Summary of the DSP Control Registers

Control registers are 16 bits wide. Transmissions via l²C-bus have to take place in 16-bit words. Single data entries are 8-bit. Some of the defined 16-bit words are divided into low and high byte, thus holding two different control entities. All control registers are readable.

Note: Unused parts of the 16-bit registers must be zero.

Table 9-1: Summary of the DSP	Control Registers
-------------------------------	-------------------

Name	I ² C Bus Address	High /Low	Adjustable Range, Operational Modes	Reset Mode	Valid for
Standard MSP like Control Regis	ters				
Volume channel 1	0000 _{hex}	Н	[+12 dB –114 dB, MUTE]	MUTE	19/20
Volume / Mode channel 1		L	1/8 dB Steps, Reduce Volume / Tone Control	00 _{hex}	19/20
Balance channel 1 [L/R]	0001 _{hex}	Н	[0100 / 100 % and vv][–1270 / 0 dB and vv]	100%/100%	19/20
Balance Mode channel 1		L	[Linear mode / logarithmic mode]	linear mode	19/20
Bass channel 1	0002 _{hex}	Н	[+20 dB –12 dB]	0 dB	19/20
Treble channel 1	0003 _{hex}	Н	[+15 dB –12 dB]	0 dB	19/20
Loudness channel 1	0004 _{hex}	Н	[0 dB +17 dB]	0 dB	19/20
Loudness Filter Characteristic		L	[NORMAL, SUPER_BASS]	NORMAL	19/20
Spatial effect strength channel 1	0005 _{hex}	Н	[-100%OFF+100%]	OFF	19/20
Spatial effect mode/customize		L	[SBE, SBE+PSE]	SBE+PSE	19/20
Volume channel 2	0006 _{hex}	Н	[+12 dB –114 dB, MUTE]	MUTE	19/20
Volume / Mode channel 2		L	1/8 dB Steps, Reduce Volume / Tone Control	00 _{hex}	19/20
Volume SCART channel	0007 _{hex}	н	[00 _{hex} 7F _{hex}],[+12 dB –114 dB, MUTE]	00 _{hex}	19/20
Volume / Mode SCART channel		L	[Linear mode / logarithmic mode]	linear mode	19/20
Channel 1 source	0008 _{hex}	Н	[SCART, DOLBYLR, DOLBYCS, DOLBYCSUB, I2S1, I2S2]	00 _{hex} (undefined source)	19/20
Channel 1 matrix		L	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	19/20
Channel 2 source	0009 _{hex}	н	[SCART, DOLBYLR, DOLBYCS, DOLBYCSUB, 12S1, 12S2]	00 _{hex} (undefined source)	19/20
Channel 2 matrix		L	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	19/20
SCART channel source	000a _{hex}	Н	[SCART, DOLBYLR, DOLBYCS, DOLBYCSUB, I2S1, I2S2]	00 _{hex} (undefined source)	19/20
SCART channel matrix		L	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	19/20
I ² S1 channel source	000b _{hex}	Н	[SCART, DOLBYLR, DOLBYCS, DOLBYCSUB, I2S1, I2S2]	00 _{hex} (undefined source)	all
I ² S1 channel matrix		L	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	all
Quasi-peak detector source	000c _{hex}	Н	[SCART, DOLBYLR, DOLBYCS, DOLBYCSUB, I2S1, I2S2]	00 _{hex} (undefined source)	all

Name	I ² C Bus Address	High /Low	Adjustable Range, Operational Modes	Reset Mode	Valid for
Quasi-peak detector matrix		L	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	all
Prescale SCART	000d _{hex}	Н	[00 _{hex} 7F _{hex}]	00 _{hex}	20
Prescale I ² S2	0012 _{hex}	Н	[00 _{hex} 7F _{hex}]	10 _{hex}	all
ACB Register (SCART Switches and DIG_OUT Pins)	0013 _{hex}	Н	Bits [70]	00 _{hex}	19/20
Beeper	0014 _{hex}	H/L	[00 _{hex} 7F _{hex}]/[00 _{hex} 7F _{hex}]	0/0	19/20
Prescale I ² S1	0016 _{hex}	Н	[00 _{hex} 7F _{hex}]	10 _{hex}	all
Mode Tone Control ^{*)}	0020 _{hex}	Н	[BASS/TREBLE, EQUALIZER]	BASS/TREB	19(/20) ^{*)}
Equalizer channel 1 band 1^*	0021 _{hex}	Н	[+12 dB12 dB]	0dB	19(/20) ^{*)}
Equalizer channel 1 band $2^{*)}$	0022 _{hex}	Н	[+12 dB12 dB]	0dB	19(/20) ^{*)}
Equalizer channel 1 band $3^{*)}$	0023 _{hex}	Н	[+12 dB12 dB]	0dB	19(/20) ^{*)}
Equalizer channel 1 band 4 ^{*)}	0024 _{hex}	н	[+12 dB12 dB]	0dB	19(/20) ^{*)}
Equalizer channel 1 band 5^*	0025 _{hex}	Н	[+12 dB12 dB]	0dB	19(/20) ^{*)}
Balance channel 2 [L/R]	0030 _{hex}	Н	[0100 / 100% and vv][–1270 / 0 dB and vv]	100%/100%	19/20
Balance Mode channel 2		L	[Linear mode / logarithmic mode]	linear mode	19/20
Bass channel 2	0031 _{hex}	Н	[+20 dB –12 dB]	0 dB	19/20
Treble channel 2	0032 _{hex}	н	[+15 dB –12 dB]	0 dB	19/20
Loudness channel 2	0033 _{hex}	н	[0 dB +17 dB]	0 dB	19/20
Loudness filter characteristic		L	[NORMAL, SUPER_BASS]	NORMAL	19/20
I ² S2 channel source	0038 _{hex}	н	[SCART, DOLBYLR, DOLBYCS, DOLBYCSUB, I2S1, I2S2]	00 _{hex} (undefined source)	all
I ² S2 channel matrix		L	[SOUNDA, SOUNDB, STEREO, MONO]	SOUNDA	all
Surround Processing Control Re	gisters				
Surround decoder mode	0040 _{hex}	Н	[ADAPTIVE, PASSIVE, EFFECT]	ADAPTIVE	all
Surround reproduction mode		L	[NORMAL, PHANTOM, WIDE, DOLBY_3_STEREO, CENTER_OFF, PANORAMA]	NORMAL	all
Surround source	0041 _{hex}	Н	[SCART, I2S1, I2S2, NOISE]	00 _{hex} (undefined source)	all
Surround source matrix		L	[SOUNDA, SOUNDB, STEREO, NOISEL, NOISER, NOISEC, NOISES]	SOUNDA	all
Surround delay	0042 _{hex}	Н	[031 ms]	0	all
Surround input balance control	0043 _{hex}	Н	[-12+12 dB]	0	all
Input balance mode	0043 _{hex}	L	[AUTOMATIC, MANUAL]	AUTOMATIC	all
Surround spatial effect	0044 _{hex}	Н	[0100%]	00 _{hex}	all
Panorama sound effect	0045 _{hex}	Н	[0100%]	00 _{hex}	all
Surround reverberation	0046 _{hex}	н	[0100%]	00 _{hex}	all

*) Equalizing function only for SOUNDA (=Center) possible. Equalizer and AD input cannot work simultaneously. In the DPL 3520A the equalizer can only be used in coprocessor mode (input via I²C and not via AD converter).

DPL 35xxA

9.1.1. Volume	Channel 1	l and Chan	nel 2
---------------	-----------	------------	-------

Volume Channel 1	0000 _{hex} 11 MSBs (DPL 3519/20)
Volume Channel 2	0006 _{hex} 11 MSBs (DPL 3519/20)
+12 dB	0111 1111 000x 7F0 _{hex}
+11.875 dB	0111 1110 111x 7EE _{hex}
+0.125 dB	0111 0011 001x 732 _{hex}
0 dB	0111 0011 000x 730 _{hex}
–0.125 dB	0111 0010 111x 72E _{hex}
–114.125 dB	0000 0001 001x 012 _{hex}
–114 dB	0000 0001 000x 010 _{hex}
Mute	0000 0000 xxxx 00x _{hex} RESET
Fast Mute	1111 1111 111x FFE _{hex}

The highest given positive 11-bit number $(7F0_{hex})$ yields in a maximum possible gain of 12 dB. Decreasing the volume register by 1 LSB decreases the volume by 0.125 dB. Volume settings lower than the given minimum mute the output. With large scale input signals, positive volume settings may lead to signal clipping.

With Fast Mute, volume is reduced to mute position by digital volume only. Analog volume is not changed. This reduces any audible DC plops. Going back from Fast Mute should be done to the volume step before Fast Mute was activated.

Clipping Mode Channel 1	0000 _{hex} (DPL 3519/2	3 LSBs 20)
Clipping Mode Channel 2	0006 _{hex} (DPL 3519/2	3 LSBs 20)
Reduce Volume	x000 RESET	0 _{hex}
Reduce Tone Control	x001	1 _{hex}
Compromise Mode	x010	2 _{hex}

If the clipping mode is set to "Reduce Volume", the following clipping procedure is used: To prevent severe clipping effects with bass, treble, or equalizer boosts, the internal volume is automatically limited to a level where, in combination with either bass, treble, or equalizer setting, the amplification does not exceed 12 dB.

If the clipping mode is "Reduce Tone Control", the bass or treble value is reduced if amplification exceeds 12 dB. If the equalizer is switched on, the gain of those bands is reduced, where amplification together with volume exceeds 12 dB.

If the clipping mode is "Compromise Mode", the bass or treble value and volume are both reduced by half, if amplification exceeds 12 dB. If the equalizer is switched on, the gain of those bands is reduced by half, where amplification together with volume exceeds 12 dB.

Example:	Vol.: +6 dB	Bass: +9 dB	Treble: +5 dB
Reduce Volume	3	9	5
Reduce Tone Control	6	6	5
Compromise	4.5	7.5	5

9.1.2. Balance Channel 1 and Channel 2

Positive balance settings reduce the left channel without affecting the right channel; negative settings reduce the right channel leaving the left channel unaffected. In linear mode, a step by 1 LSB decreases or increases the balance by about 0.8% (exact figure: 100/127). In logarithmic mode, a step by 1 LSB decreases or increases the balance by 1 dB.

Balance Mode Channel 1	0001 _{hex} (DPL 3519/20)	LSB
Balance Mode Channel 2	0030 _{hex} (DPL 3519/20)	LSB
linear	xxx0 RESET	0 _{hex}
logarithmic	xxx1	1 _{hex}

Balance Channel 1 [L/R]	0001 _{hex} H (DPL 3519/20)
Balance Channel 2 [L/R]	0030 _{hex} H (DPL 3519/20)
Left muted, Right 100%	0111 1111 7F _{hex}
Left 0.8%, Right 100%	0111 1110 7E _{hex}
Left 99.2%, Right 100%	0000 0001 01 _{hex}
Left 100%, Right 100%	0000 0000 00 _{hex} RESET
Left 100%, Right 99.2%	1111 1111 FF _{hex}
Left 100%, Right 0.8%	1000 0010 82 _{hex}
Left 100%, Right muted	1000 0001 81 _{hex}

Balance Channel 1 [L/R]	0001 _{hex} (DPL 3519/20)	н)
Balance Channel 2 [L/R]	0030 _{hex} (DPL 3519/20)	н)
Left –127 dB, Right 0 dB	0111 1111	7F _{hex}
Left –126 dB, Right 0 dB	0111 1110	7E _{hex}
Left –1 dB, Right 0 dB	0000 0001	01 _{hex}
Left 0 dB, Right 0 dB	0000 0000 RESET	00 _{hex}
Left 0 dB, Right –1 dB	1111 1111	FF _{hex}
Left 0 dB, Right –127 dB	1000 0001	81 _{hex}
Left 0 dB, Right –128 dB	1000 0000	80 _{hex}

9.1.3. Bass Channel 1 and Channel 2

Bass Channel 1	0002 _{hex} (DPL 3519/20)	Н
Bass Channel 2	0031 _{hex} (DPL 3519/20)	Н
+20 dB	0111 1111	7F _{hex}
+18 dB	0111 1000	78 _{hex}
+16 dB	0111 0000	70 _{hex}
+14 dB	0110 1000	68 _{hex}
+12 dB	0110 0000	60 _{hex}
+11 dB	0101 1000	58 _{hex}
+1 dB	0000 1000	08 _{hex}
+1/8 dB	0000 0001	01 _{hex}
0 dB	0000 0000 RESET	00 _{hex}
–1/8 dB	1111 1111	FF _{hex}
–1 dB	1111 1000	F8 _{hex}
–11 dB	1010 1000	A8 _{hex}
–12 dB	1010 0000	A0 _{hex}

With positive bass settings, internal overflow may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set bass to a value that, in conjunction with volume, would result in an overall positive gain.

Loudspeaker channel: Bass and Equalizer cannot work simultaneously (see Table: Mode Tone Control). If Equalizer is used, Bass and Treble coefficients must be set to zero and vice versa.

9.1.4. Treble Channel 1 and Channel 2

Treble Channel 1	0003 _{hex} (DPL 3519/20)	Н
Treble Channel 2	0032 _{hex} (DPL 3519/20)	Н
+15 dB	0111 1000	78 _{hex}
+14 dB	0111 0000	70 _{hex}
+1 dB	0000 1000	08 _{hex}
+1/8 dB	0000 0001	01 _{hex}
0 dB	0000 0000 RESET	00 _{hex}
–1/8 dB	1111 1111	FF _{hex}
–1 dB	1111 1000	F8 _{hex}
–11 dB	1010 1000	A8 _{hex}
–12 dB	1010 0000	A0 _{hex}

With positive treble settings, internal overflow may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set treble to a value that, in conjunction with volume, would result in an overall positive gain.

Loudspeaker channel: Treble and Equalizer cannot work simultaneously (see Table: Mode Tone Control). If Equalizer is used, Bass and Treble coefficients must be set to zero and vice versa.

9.1.5. Loudness Channel 1 and Channel 2

Loudness Channel 1	0004 _{hex} (DPL 3519/20)	Н
Loudness Channel 2	0033 _{hex} (DPL 3519/20)	Н
+17 dB	0100 0100	44 _{hex}
+16 dB	0100 0000	40 _{hex}
+1 dB	0000 0100	04 _{hex}
0 dB	0000 0000 RESET	00 _{hex}

Mode Loudness	0004 _{hex} L
Channel 1	(DPL 3519/20)
Mode Loudness	0033 _{hex} L
Channel 2	(DPL 3519/20)
Normal (constant volume at 1 kHz)	0000 0000 00 _{hex} RESET
Super Bass (constant volume at 2 kHz)	0000 0100 04 _{hex}

Loudness increases the volume of low and high frequency signals, while keeping the amplitude of the 1 kHz reference frequency constant. The intended loudness has to be set according to the actual volume setting. Because loudness introduces gain, it is not recommended to set loudness to a value that, in conjunction with volume, would result in an overall positive gain.

By means of 'Mode Loudness', the corner frequency for bass amplification can be set to two different values. In Super Bass mode, the corner frequency is shifted up. The point of constant volume is shifted from 1 kHz to 2 kHz.

9.1.6. Spatial Effects Channel 1

Spatial Effect Strength Channel 1	0005 _{hex} (DPL 3519/20)	Н
Enlargement 100%	0111 1111	7F _{hex}
Enlargement 50%	0011 1111	3F _{hex}
Enlargement 1.5%	0000 0001	01 _{hex}
Effect off	0000 0000 RESET	00 _{hex}
Reduction 1.5%	1111 1111	FF _{hex}
Reduction 50%	1100 0000	C0 _{hex}
Reduction 100%	1000 0000	80 _{hex}

Spatial Effect Mode Channel 1	0005 _{hex} (H nibble) (DPL 3519/20)	L
Stereo Basewidth En- largement (SBE) and Pseudo Stereo Effect (PSE). (Mode A)	0000 RESET 0000	0 _{hex} 0 _{hex}
Stereo Basewidth Enlargement (SBE) only. (Mode B)	0010	2 _{hex}

Spatial Effect Cus- tomize Coefficient Channel 1	0005 _{hex} (L nibble) (DPL 3519/20	L 0)
max high pass gain	0000 RESET	0 _{hex}
2/3 high pass gain	0010	2 _{hex}
1/3 high pass gain	0100	4 _{hex}
min. high pass gain	0110	6 _{hex}
automatic	1000	8 _{hex}

There are several spatial effect modes available:

Mode A (low byte = 00_{hex}) is compatible to the formerly used spatial effect. Here, the kind of spatial effect depends on the source mode. If the incoming signal is in mono mode, Pseudo Stereo Effect is active; for stereo signals, Pseudo Stereo Effect and Stereo Basewidth Enlargement is effective. The strength of the effect is controllable by the upper byte. A negative value reduces the stereo image. A rather strong spatial effect is recommended for small TV sets where loudspeaker spacing is rather close. For large-screen TV sets, a more moderate spatial effect is recommended. In mode A, even in case of stereo input signals, Pseudo Stereo Effect is active, which reduces the center image.

In Mode B, only Stereo Basewidth Enlargement is effective. For mono input signals, the Pseudo Stereo Effect has to be switched on.

It is worth mentioning that all spatial effects affect amplitude and phase response. With the lower 4 bits, the frequency response can be customized. A value of 0000_{bin} yields a flat response for center signals (L = R) but a high pass function of L or R only signals. A value of 0110_{bin} has a flat response for L or R only signals but a lowpass function for center signals. By using 1000_{bin} , the frequency response is automatically adapted to the sound material by choosing an optimal high pass gain.

9.1.7. Volume SCART Channel

Linear Mode			
Volume SCART	0007 _{hex} (DPL 3519/20)	Н	
OFF	0000 0000 RESET	00 _{hex}	
0 dB gain (digital full scale (FS) to 2 V _{RMS} output)	0100 0000	40 _{hex}	
+6 dB gain (–6 dBFS to 2 V _{RMS} output)	0111 1111	7F _{hex}	

Logarithmic Mode		
Volume SCART	0007 _{hex} 11 MSBs (DPL 3519/20)	
+12 dB	0111 1111 000x 7F0 _{hex}	
+11.875 dB	0111 1110 111x 7EE _{hex}	
+0.125 dB	0111 0011 001x 732 _{hex}	
0 dB	0111 0011 000x 730 _{hex}	
–0.125 dB	0111 0010 111x 72E _{hex}	
–114.125 dB	0000 0001 001x 012 _{hex}	
–114 dB	0000 0001 000x 010 _{hex}	
Mute	0000 0000 0000 000 _{hex} RESET	

Volume Mode SCART	0007 _{hex} (DPL 3519/20)	LSB
linear	xxx0 RESET	0 _{hex}
logarithmic	xxx1	1 _{hex}

9.1.8. Channel Source Modes

Channel 1 source		0008 _{hex} (DPL 3519/20	н))
Channel 2 sou	Channel 2 source		н))
SCART source		000a _{hex} (DPL 3519/20	н))
I ² S1 source		000b _{hex} (DPL 3518/19	H 9/20)
I ² S2 source	I ² S2 source		H 9/20)
Quasi-peak detector source		000c _{hex} (DPL 3518/19	H 9/20)
SCART	(20)	0000 0010	02 _{hex}
DOLBYLR	(18/19/20)	0000 0011	03 _{hex}
DOLBYCS	(18/19/20)	0000 0100	04 _{hex}
DOLBYCS I2S1	(18/19/20) (18/19/20)	0000 0100	04 _{hex} 05 _{hex}
	. ,		-

DOLBYLR denotes a signal pair consisting of surround decoder output for the left and right loudspeakers. The signal content depends on the used surround reproduction mode. DOLBYCS is the signal pair for the center and surround information (if there is any, depending on the surround reproduction mode). DOLBYCSUB is a signal pair consisting of the center information and a subwoofer channel. The subwoofer channel is the sum of all low frequency components (fg=100Hz) of the L, R and C channels.

The l^2S2 source must not be 00_{hex} . It should be one of the mentioned values, otherwise the SCART source will not work properly.

If the equalizer is switched on, SCART as source is no longer valid, i.e. AD input is no longer possible.

9.1.9. Channel Matrix Modes

Channel 1 matrix	0008 _{hex} L (DPL 3519/20)	
Channel 2 matrix	0009 _{hex} L (DPL 3519/20)	
SCART matrix	000a _{hex} L (DPL 3519/20)	
I ² S1 matrix	000b _{hex} L (DPL 3518/19/20)	
I ² S2 matrix	0038 _{hex} L (DPL 3518/19/20)	
Quasi-peak detector matrix	000c _{hex} L (DPL 3518/19/20)	
SOUNDA, LEFT or CENTER	0000 0000 00 _{hex} RESET	
SOUNDB, RIGHT, SURROUND or SUB- WOOFER	0001 0000 10 _{hex}	
STEREO	0010 0000 20 _{hex}	
MONO	0011 0000 30 _{hex}	
SUM/DIFF	0100 0000 40 _{hex}	
AB_XCHANGE	0101 0000 50 _{hex}	
PHASE_CHANGE_B	0110 0000 60 _{hex}	
PHASE_CHANGE_A	0111 0000 70 _{hex}	
A_ONLY	1000 0000 80 _{hex}	
B_ONLY	1001 0000 90 _{hex}	
INV_STEREO	1111 0000 F0 _{hex}	

The sum/difference mode can be used together with the quasi-peak detector to determine the sound material mode. If the difference signal on channel B (right) is near to zero, and the sum signal on channel A (left) is high, the incoming audio signal is mono. If there is a significant level on the difference signal, the incoming audio is stereo.

The inv_stereo mode can be used to phase invert outputs via the $\mathsf{I}^2\mathsf{S}$ interfaces. This gives the option to correct phase relations with outputs of attached processors.

9.1.10. SCART Prescale

Volume Prescale SCART	000d _{hex} (DPL 3520)	н
OFF	0000 0000 RESET	00 _{hex}
0 dB gain (2 V _{RMS} in- put to digital full scale)	0001 1001	19 _{hex}
+14 dB gain (400 mV _{RMS} input to digital full scale)	0111 1111	7F _{hex}

9.1.11. I²S1 and I²S2 Prescale

Volume Prescale I ² S1	0016 _{hex} H (DPL 3518/19/20)
Volume Prescale I ² S2	0012 _{hex} H (DPL 3518/19/20)
OFF	00 _{hex}
0 dB gain	10 _{hex} RESET
+18 dB gain	7F _{hex}

9.1.12. ACB Register, Definition of the SCART-Switches and DIG_CTR_OUT Pins

ACB Register	0013 _{hex} (DPL 3519/2	H 20)
DFP In Selection SCART1_IN MONO_IN SCART2_IN SCART3_IN	xxxx xx00 xxxx xx01 xxxx xx10 xxxx xx11	RESET
SCART1_OUT Selection SCART3_IN SCART2_IN MONO_IN DA_SCART	xxxx 00xx xxxx 01xx xxxx 10xx xxxx 11xx	RESET
SCART2_OUT Selection DA_SCART SCART1_IN MONO_IN	xx00 xxxx xx01 xxxx xx10 xxxx	RESET
DIG_CTR_OUT1 low high	x0xx xxxx x1xx xxxx	RESET
DIG_CTR_OUT2 low high	0xxx xxxx 1xxx xxxx	RESET
RESET: The RESET state is taken at the time of the first write transmission on the control bus to the audio processing part (DFP). By writing to the ACB register first, the RESET state can be rede- fined.		

9.1.13. Beeper

Beeper Volume	0014 _{hex} (DPL 3519/20)	Н
OFF	0000 0000 RESET	00 _{hex}
Maximum Volume (full digital scale FDS)	0111 1111	7F _{hex}

Beeper Frequency	0014 _{hex} (DPL 3519/20)	L)
16 Hz (lowest)	0000 0001	01 _{hex}
1 kHz	0100 0000	40 _{hex}
4 kHz (highest)	1111 1111	FF _{hex}

A squarewave beeper can be added to the loudspeaker channel and the headphone channel. The addition point is just before loudness and volume adjustment.

9.1.14. Mode Tone Control

Mode Tone Control	00020 _{hex} (DPL 3519/20)	Н
Bass and Treble	0000 0000 RESET	00 _{hex}
Equalizer	1111 1111	FF _{hex}

By means of 'Mode Tone Control', Bass/Treble or Equalizer may be activated.

The Equalizer must also not be used simultaneously with AD input (Source mode = SCART).

9.1.15. Equalizer Channel 1

Band 1 1 (below 120 Hz)	00021 _{hex} (DPL 3519)	Η
Band 2 (center: 500 Hz)	00022 _{hex} (DPL 3519)	Н
Band 3 (center: 1500 Hz)	00023 _{hex} (DPL 3519)	Н
Band 4 (center: 5000 Hz)	00024 _{hex} (DPL 3519)	Н
Band 5 (above 10 000 Hz)	00025 _{hex} (DPL 3519)	н
+12 dB	0110 0000	60 _{hex}
+11 dB	0101 1000	58 _{hex}
+1 dB	0000 1000	08 _{hex}
+1/8 dB	0000 0001	01 _{hex}
0 dB	0000 0000 RESET	00 _{hex}
–1/8 dB	1111 1111	FF _{hex}
–1 dB	1111 1000	F8 _{hex}
–11dB	1010 1000	A8 _{hex}
–12 dB	1010 0000	A0 _{hex}

With positive equalizer settings, internal overflow may occur even with overall volume less than 0 dB. This will lead to a clipped output signal. Therefore, it is not recommended to set Equalizer bands to a value that, in conjunction with volume, would result in an overall positive gain.

The Equalizer must not be used simultaneously with Bass and Treble (Mode Tone Control must be set to FF to use the Equalizer). If Bass and Treble are used, Equalizer coefficients must be set to zero.

The Equalizer must also not be used simultaneously with AD input (Source mode = SCART).

9.1.16. Surround Decoder Modes

Surround Decoder	0040 _{hex} H
Modes	(DPL 3518/19/20)
ADAPTIVE	0000 0000 00 _{hex}
(Dolby Pro Logic)	RESET
PASSIVE	0001 0000 10 _{hex}
EFFECT	0010 0000 20 _{hex}

The surround decoder mode specifies which method is being used to create four output channels out of two input channels. For Dolby Pro Logic operation the matrix must be switched to ADAPTIVE. Even sound material not encoded in Dolby Surround will produce good surround effects in this mode. All surround reproduction modes can be used together with the ADAPTIVE mode. The PASSIVE mode should only be used together with WIDE mode. The EFFECT mode is intended to get surround effects even in case of mono transmissions (Note: For mono signals, Dolby Pro Logic will only reproduce signals via the center channel. All other channels will be muted). For a more detailed description see section 10.2. "Useful combinations of the surround decoder and reproduction modes".

9.1.17. Surround Reproduction Modes

Surround Reproduc- tion Modes	0040 _{hex} L (DPL 3518/19/20)
NORMAL	0000 0000 00 _{hex} RESET
PHANTOM	0001 0000 10 _{hex}
WIDE	0010 0000 20 _{hex}
THREE_CHANNEL	0011 0000 30 _{hex}
CENTER_OFF	0100 0000 40 _{hex}
PANORAMA	0101 0000 50 _{hex}

The standard mode to reproduce Dolby Pro Logic Surround is NORMAL. All four channels L, C, R, S are in operation. Low Frequency signals of the C channel are distributed to the L and R loudspeakers. This enables the center speaker to be a smaller model than the L and R speaker. If all three front speakers are identical and capable of reproducing low bass information, and if equal power is available in the L, C and R amplifiers, then it may be beneficial to use the WIDE mode. The center channel will then contain the full frequency range signal. The NORMAL and WIDE modes using 4 or 5 loudspeakers give the optimum solution for surround reproduction. Other modes using less loudspeakers create inferior surround effects.

If no center speaker is available, the PHANTOM mode prevents loss of the center information by splitting it up equally to the L and R speakers.

If no surround speaker is available the THREE_CHAN-NEL mode can be used. This mode will confine the sound to the front speakers.

The CENTER_OFF mode provides a simple way to optimize the manual input balance. While switched off, the balance control can be adjusted for minimum dialogue level.

Surround sound can be reproduced to a certain extent even with two loudspeakers. The PANORAMA mode mixes all four surround decoder outputs to the L and R output channel without any loss of information.

9.1.18. Surround Source Modes

Surround Source Modes		0041 _{hex} (DPL 3518/19	H 9/20)
NOISE	(18/19/20)	0000 0001	01 _{hex}
SCART	(20)	0000 0010	02 _{hex}
I2S1	(18/19/20)	0000 0101	05 _{hex}
I2S2	(18/19/20)	0000 0110	06 _{hex}

Select the source to be fed to the surround decoder block. The NOISE mode selects a built-in noise generator. If the equalizer is switched on, SCART as source is no longer valid, i.e. AD input is no longer possible.

9.1.19. Surround Source Matrix Modes

Surround Source Ma- trix (Sound Source)	0041 _{hex} (DPL 3518/19	L)/20)
SOUNDA	0000 0000 RESET	00 _{hex}
SOUNDB	0001 0000	10 _{hex}
STEREO	0010 0000	20 _{hex}
MONO	0011 0000	30 _{hex}
Surround Source Ma- trix (Noise Source)	0041 _{hex} L (DPL 3518/19/20)	
NOISE_L	1010 0000	a0 _{hex}
NOISE_C	1011 0000	b0 _{hex}
NOISE_R	1100 0000	c0 _{hex}
NOISE_S	1101 0000	d0 _{hex}

Select the mode of the sound source. Real Dolby Pro Logic Surround sound can only be displayed in the STEREO mode. Mono modes such as SOUNDA, SOUNDB and MONO will not produce a surround effect unless the surround decoder mode is switched to EFFECT.

If the equalizer is switched on, the SCART source mode is no longer valid.

The modes NOISE_L, NOISE_C, NOISE_R and NOISE_S create an input signal to the decoder that will result in a noise signal on the L, C, R and S outputs.

9.1.20. Surround Delay

Surround Delay	0042 _{hex} H (DPL 3518/19/20)
5 ms (lowest)	0000 0101 05 _{hex}
6 ms	0000 0110 06 _{hex}
31 ms (highest)	0001 1111 1F _{hex}

For Dolby Pro Logic designs, only 20 ms fixed or 15–30 ms variable delay must be used.

9.1.21. Surround Manual Input Balance

Surround Manual Input Balance	0043 _{hex} (DPL 3518/19/	H 20)
Left muted, Right 100%	0111 1111	7F _{hex}
Left 0.8%, Right 100%	0111 1110	7E _{hex}
Left 99.2%, Right 100%	0000 0001	01 _{hex}
Left 100%, Right 100%	0000 0000 RESET	00 _{hex}
Left 100%, Right 99.2%	1111 1111	FF _{hex}
Left 100%, Right 0.8%	1000 0010	82 _{hex}
Left 100%, Right muted	1000 0001	81 _{hex}

In automatic balance mode this register has no effect.

9.1.22. Surround Input Balance Mode

Surround Input Balance Mode	0043 _{hex} (DPL 3518/19	L)/20)
Automatic balance	0000 0000	00 _{hex}
Manual balance	0100 0000	40 _{hex}

Automatic balance mode is recommended.

9.1.23. Surround Spatial Effect

Surround Spatial Effect	0044 _{hex} (DPL 3518/19	H /20)
OFF	0000 0000 RESET	00 _{hex}
0.8%	0000 0001	01 _{hex}
99.2%	0111 1110	7E _{hex}
100%	1111 1111	7F _{hex}

Increases the perceived basewidth of the reproduced left and right front channels. Recommended value: $50\% = 40_{hex}$. In contrast to the spatial effect for channel 1, the surround spatial effect is optimized for Dolby Pro Logic. The difference is most obvious for the Phantom and Panorama reproduction modes.

9.1.24. Panorama Sound Effect

Panorama Sound Effect	0045 _{hex} (DPL 3518/19/	H /20)
OFF	0000 0000 RESET	00 _{hex}
0.8%	0000 0001	01 _{hex}
99.2%	0111 1110	7E _{hex}
100%	0111 1111	7F _{hex}

Strength of the surround effect in PANORAMA mode. Recommended value: $66\% = 54_{hex}$. Delay should be set to the max. value: 31 ms and reverberation should be off. This register only has the correct effect in PANORAMA mode (Surround Reproduction Mode is set to PANORA-MA). It must be zero (OFF) in non PANORAMA modes)

9.1.25. Surround Reverberation

Surround Reverberation	0046 _{hex} H (DPL 3518/19/20)
OFF	0000 0000 00 _{hex} RESET
0.8%	0000 0001 01 _{hex}
99.2%	0111 1110 7E _{hex}
100%	0111 1111 7F _{hex}
100%	

Reverberation will be added to the surround channel. Due to the maximally implemented 31 ms only dry sounds will be affected. The effect will be rather weak for source material which already contains a certain amount of reverberation. It can be used to create a more reverberant sound when using the EFFECT decoder mode for mono signals. Recommended value: not more than $66\% = 54_{hex}$. Delay should be set to the maximum value: 31 ms.

9.2. Summary of Readable Registers

All readable registers are 16-bit wide. Transmissions via I^2C -bus have to take place in 16-bit words.

These registers are not writable.

Name	Address	High/Low	Output Range	
Digital input level register	0018 _{hex}	Н		single bits
Quasi peak readout left	0019 _{hex}	H&L	[00 _{hex} 7FFF _{hex}]	16-bit two's complement
Quasi peak readout right	001a _{hex}	H&L	[00 _{hex} 7FFF _{hex}]	16-bit two's complement

9.2.1. Quasi Peak Detector

Quasi peak readout	0019 _{hex} H+L	
left	(DPL 3518/19/20)	
Quasi peak readout	001a _{hex} H+L	
right	(DPL 3518/19/20)	
Quasi peak readout	[0 _{hex} 7FFF _{hex}] values are 16-bit two's complement	

The quasi peak readout register can be used to read out the quasi peak level of any input source, in order to adjust all inputs to the same normal listening level. The refresh rate is 32 kHz. The feature is based on a filter time constant:

attack-time: 1.3 ms decay-time: 37 ms

9.2.2. Digital Input Level Register

Used to read back the input level of certain digital input pins:

Pin	Bit
D_CTR_IN	Х
D_CTR_IO1	-X
D_CTR_IO0	X

A high level on the input pins gives a "1", a low level gives "0".

10. Further Explanations and Application Hints

10.1. Overview of the Surround Decoder and Reproductions Modes

The register 0040hex H "surround decoder modes" define which method should be used to create a multichannel signal out of an stereo input.

The register 0040hex L "sound reproduction modes" define which method should be used to mix the multichannel output to the actually used loudspeakers (or final output channels).




Fig. 10-1: Surround Decoder and Reproduction Mode Principle

The PANORAMA sound reproduction mode mixes all 4 channels into 2 output channels. Fig 10–2 gives the internal processing of this mode. All other reproduction modes are according to the Dolby specification.




Fig. 10–2: Surround Spatial Effect and PANORAMA Sound Processing

10.2. Useful Combinations of the Surround Decoder and Reproduction Modes

In principle, the "surround decoder modes" and the "sound reproduction modes" modes could be orthogonal (all "surround decoder modes" can be used with all "sound reproduction modes") but there are some combinations that do not create "good" sound.

10.2.1. Useful Combinations with the ADAPTIVE Surround Decoder Mode

- NORMAL all output channels used, L and R speakers have better bass capability
- WIDE all output channels used, L,R and C speakers all have good bass capability
- PHANTOM no center speaker used (note: the center output channel C is muted automatically)
- THREE_CHANNEL no surround speaker used (creates a STEREO like effect, but with better center stage reproduction) (Note: the surround output channel is not automatically muted)
- CENTER_OFF systems with center speaker, only for adjustment of manual input balance. (Note: Dolby suggests to use the adaptive input balance always)
- PANORAMA only L and R speaker used (creates a surround like effect with only 2 speakers) (Note: the left and right output channels L&R are not muted automatically)

10.2.2. Useful Combinations with the PASSIVE Surround Decoder Mode

The passive surround decoder (which is defined by Dolby) uses no center speaker! In no cases, a center speaker should be connected to the output (or if, the center speaker should be muted). Only two modes are useful (all other modes give inferior results!):

WIDE L, R and S speakers used. Do not connect speakers to the center channel
PANORAMA only L and R speaker used (creates a surround like effect with only 2 speakers, result is inferior to the

10.2.3. Useful Combinations with the EFFECT Surround Decoder Mode

mode)

combination with the ADAPTIVE

The EFFECT surround decoder mode is intended for MONO sources. MONO sources give no surround effect in the ADAPTIVE and PASSIVE modes. In order to give the customer means to create surround sound even in presence of mono signals, the EFFECT mode can be used.

NORMAL all output channels used, L and R speakers have better bass capability. The center channel may need a lower volume to compensate for the dominant center.

> all output channels used, L,R and C speakers all have better bass capability. The center channel may need a lower volume to compensate for the dominant center.

> > or:

WIDE

no center speaker used (no center speaker connected)

PANORAMA only L and R speaker used (creates a surround like effect with only 2 speakers, result is inferior to the combination with the ADAPTIVE mode)

10.3. Further Notes

1. The ADAPTIVE mode seems to get better results compared to the PASSIVE in all cases, even for source signals that are not encoded in Dolby Surround.

2. Using the EFFECT mode for mono signals creates a very dry surround signal. This can be somewhat compensated with the Surround Reverberation Register (0046hex H).

3. For small speaker spacing the perceived basewidth can be increased by using Surround Spatial Effect (Register 0044hex H). This also works best for the ADAPTIVE mode.

4. Surround Spatial Effect can be used in combination with PANORAMA. This also works best for the ADAPTIVE mode.

5. The adaptive input balance is recommended for the ADAPTIVE mode. In PASSIVE or EFFECT mode, the input balance can be switched to manual in middle position.

6. In PANORAMA mode, the strength of the surround signal can be controlled by the Panorama Sound Effect Register (0045hex H). In other modes, this register has no effect and should be set to 0.

10.4. Input and Output Levels for Dolby Pro Logic Operation

The analog inputs are able to accept 2 Vrms input level without overloading any stage before the volume control. The nominal input level (input sensitivity) is 350 mV. This gives 15 dB headroom. The scart prescale value should be set to 0 dB (25_{dec}).

I²S-inputs should have the same headroom when entering the DPL. The nominal input level is -15 dBFS. The highest possible input level of 0 dBFS is accepted without internal overflow. The I²S-prescale value should be set to 0 dB (25_{dec}).

With higher prescale values lower input sensitivities can be accommodated. A higher input sensitivity is not possible, because at least 15 dB headroom is required for every input according to the Dolby specifications.

A full-scale left only input (2 Vrms) will produce a fullscale left only output with 0 dB volume. The typical output levels are 1.37 Vrms for channel 1 and 2 and 1.9 Vrms for SCART outputs. The I²S-channels yield 0 dBFS. The same holds true for right only signals. A fullscale input level on both inputs (Lin=Rin=2 Vrms) will give a center only output with maximum level. The typical output levels are 1.37 Vrms for channel 1 and 2 outputs and 1.9 Vrms for SCART outputs. The I²S-channels yield 0 dBFS. A full-scale input level on both inputs (but Lin and Rin with inverted phases) will give a surroundonly signal with maximum level.

For reproducing Dolby Pro Logic according to its specifications, the center and surround outputs must be amplified by 3 dB with respect to the L and R output signals. This can be done in two ways:

1. By implementing 3 dB more amplification for center and surround loudspeaker outputs.

2. By always selecting volume for L and R 3 dB lower than center and surround. Method 1 is preferable, as method 2 lowers the achievable SNR for left and right signals by 3 dB.

10.5. Dolby Qualification

Qualification testing for Dolby approval requires the device to be switched to plain Dolby Pro Logic without any sound effects. Effects, such as PANORAMA, Surround Spatial Effect or Surround Reverberations must be switched off.

The surround decoder must be switched to ADAPTIVE.

For Dolby Pro Logic designs only 20 ms fixed or 15–30 ms variable delay must be used.

10.6. Phase Relationship of Outputs

The analog output signals channel 1, channel 2 and SCART2 of the DPL all have the same phases. The user does not need to correct output phases when using these analog outputs directly. The SCART1 output has opposite phase.

Using the I²S-outputs for other DSPs or D/A converters, care has to be taken to adjust for the correct phase. If the attached coprocessor is one of the MSP family, the following schematics help to determine the phase relationship:





Fig. 10-3: Phase Diagram of DPL, MSPB, MSPC (>c6) and MSPD





10.7. Minimum Control Transmissions for the DPL 3520A

The following listing contains the minimum data transfer for setting up the DPL in stand alone mode. The file resets registers even though these registers are already reset by the hardware reset. This is to ensure, that even without external reset, the original state is restored. Note: the trap is the transmission to register 56dez=38hex. This register must not be 0 (which it is after reset). This is mentioned in the data sheet on page 39 (9.1.8. channel source modes). The format of the listing is the same as the log format of our demo software (without the comments). You can create a file with these transmission codes and execute it via our demo software. Use the I2C -> Init from File - menu.

16, 131, 0, 38	! 131=83hex = MODE_REG: ! dig_out, i2s and audioclock out set ! to tristate, i2s master, i2s sony ! mode
18, 0, 103, 0	! volume channel1 = -12dB
18, 1, 0, 0	! balance channel1 = 0dB/0dB
18, 2, 0, 0	! bass channel1 = 0dB
18, 3, 0, 0	! treble channel1 = 0dB
18, 4, 0, 0	! loudness channel1 = 0dB
18, 5, 0, 0	! spat effect channel1 off
18, 6, 103, 0	! volume channel2 = –12dB
18, 7, 103, 1	! volume SCART = -12dB
18, 8, 3, 32	! channel1 source = DOLBYLR,
	! matrix = STEREO
18, 9, 4, 32	! channel2 source = DOLBYCS,
	! matrix = STEREO
18, 10, 7, 16	! SCART source = DOLBYCSUB,
	! matrix = SOUNDB (=subwoofer)
18, 13, 29, 0	! prescale SCART = 29dez
18, 19, 12, 0	! ACB: SCART2_OUT,
	! SCART1_OUT=DA_SCART
	! (=subwoofer), DFPin=SCART1_IN
10 22 0 0	! (=Lt, Rt input to SCART1) ! Tone control = bass/treble
18, 32, 0, 0	! balance channel2 = 0dB/0dB
18, 48, 0, 0 18, 49, 0, 0	! bass channel2 = 0dB/0dB
18, 50, 0, 0	! treble channel2 = 0dB
18, 51, 0, 0	! loudness channel2 = 0dB
18, 56, 2, 0	! I2S2 source = SCART !
10, 00, 2, 0	! although this is not used it must be
	! set !
18, 64, 0, 0	! surround decoder mode =
, , ,	! ADAPTIVE, Surround
	! reproduction mode = NORMAL
18, 65, 2, 32	! Surround Source = SCART,
	! surround source mode = STEREO
18, 66, 18, 0	! surround delay = 24ms
18, 67, 0, 0	! surround input balance mode =
	! AUTOMATIC
18, 68, 0, 0	! surround spatial effect = off
18, 69, 0, 0	! panorama sound effect = off
18, 70, 0, 0	! surround reverberation = off
format:	

format:

<16|18>, <adr>, <high byte>, <low byte>

16 means: write transmission to MODEREG 18 means: write transmission to DFP

all values in decimal

11. Application Principle of the DPL 3520A





Fig. 11–1: Standard configuration

12. Application Circuit Diagram of the DPL 3520A



Note: Pin numbers refer to the PLCC68 package, numbers in brackets refer to the PSDIP64 package.

13. Dolby Pro Logic Processor Family

13.1. DPL 3518A: Basic Dolby Pro Logic Coprocessor for the MSP Family




Fig. 13–1: Standard configuration




Fig. 13-2: Architecture of the DPL 3518A





Fig. 13-3: Baseband processing of the DPL 3518A



13.2. DPL 3519A: Advanced Dolby Pro Logic Coprocessor for the MSP Family

Fig. 13-4: Standard configuration




Fig. 13-5: Architecture of the DPL 3519A




Fig. 13-6: Baseband processing of the DPL 3519A

14. IC Failure Report

Three errors have been detected on the A1 versions of following ICs: DPL 3518A, DPL 3519A, and DPL 3520A.

- 1. The register for the l^2S2 channel source does not work. Instead of using register 38_{hex} , register $0c_{hex}$ (Quasi peak detector source) is used. So, the l^2S2 source is always the same as the source for the Quasi peak detector. Nevertheless 38_{hex} must be programmed to a value other than the reset state of 00_{hex} (See note in chapter 9.1.8.).
- 2. If the DPL is used with manual input balance, the lower 4 bits in register 43 must be zero. Only the upper 4 bits can be programmed.
- 3. The fast mute feature (registers 00hex and 06hex) does not work. Use normal mute instead.

These errors will be corrected with version A2.

15. Data Sheet History

1. Preliminary Data Sheet: "DPL 3520A, DPL 3519A, DPL 3518A Dolby Pro Logic Processor Family", July 31, 1997, 6251-423-1PD. First release of the preliminary data sheet.

Micronas GmbH Hans-Bunte-Strasse 19 D-79108 Freiburg (Germany) P.O. Box 840 D-79008 Freiburg (Germany) Tel. +49-761-517-0 Fax +49-761-517-2174 E-mail: docservice@micronas.com Internet: www.micronas.com

Printed in Germany Order No. 6251-423-1PD All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, Micronas GmbH does not assume responsibility for patent infringements or other rights of third parties which may result from its use.

Further, Micronas GmbH reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes.

No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of Micronas GmbH.