DP84532 Dynamic RAM Controller Interface Circuit for the iAPX 286 CPU

General Description

This is a Programmable Array Logic (PAL®) device designed to allow an easy interface between the 80286 microprocessor and the National Semiconductor DP8419/29 or DP8409A dynamic memory controllers.

This PAL supplies all the control signals needed to perform memory read, write, and refresh operations up to a frequency of 16 MHz.

Features

- Provides a 3- or 4-chip solution for the 80286/DP8419 (or DP8409A/29) dynamic RAM interface (1 or 2 PALs, DP8419, and clock divider)
- Works with all speed versions of the 80286 up to 10 MHz
- Allows operation of 80286 at 8 MHz with no WAIT states with standard 120 ns 256k DRAMs
- Controls DP8409A/19 mode 5 accesses and mode 0 or 1 forced refreshes automatically
- Allows memory interleaving if desired
- CPU WAIT states are automatically inserted during contention between memory interleaving/DRAM accesses/ DRAM refreshes
- Uses standard National Semiconductor PALs (i.e., DMPAL16R6A and DMPAL16R4A; the user may want to use faster versions of these PALs at higher CPU operating frequencies)
- The PAL programming equations are provided with comments for easy user modification to his specific requirements

Functional Description

The following description applies to both the DP8409A, DP8419 and DP8429.

A memory cycle starts when chip select (CS) and the status (S0*S1) become true. RASIN is supplied from the PALs to the DP8419 DRAM controller, which then supplies RAS to the selected RAS bank. After the necessary row address hold time, the DP8419 switches the address outputs to the column address. The DP8419 then supplies the required CAS signal to the DRAM. In order to do byte operations a HIGH WRITE ENABLE and a LOW WRITE ENABLE are produced from PAL #2. All WRITE cycles are LATE WRITE cycles, to assure that valid data is written to the DRAMs. A WRITE strobe is produced by PAL #1 to assure enough WIN pulse width and to guarantee that valid data is latched into the DRAMs when writing to them. Memory buffers are used externally, to separate the data in from the data out of the DRAMs during LATE WRITE cycles.

Hidden REFRESH cycles are not allowed in this set of PALs because of the need for adequate RAS precharge times in all circumstances and the desire not to be inserting WAIT states into access cycles of other system elements.

These PALs perform automatic or externally controlled forced refreshes (mode 0 or 1). A refresh cycle occurs when the DP8419 input RFCK transitions low and the RFIO signal goes low requesting a refresh cycle. The PAL responds by pulling RFSH (M2, and/or MO depending on whether mode 1 or 0 is desired) low if there are no current DRAM accesses in progress. If a DRAM access is in progress the PAL waits until the current access is completed before performing the forced refresh cycle. If an access is requested during the forced refresh cycle WAIT states are automatically inserted into the access cycle until the refresh cycle is completed and adequate RAS precharge has been completed. The pending DRAM access cycle is then performed.

In order to guarantee adequate RAS precharge time during two consecutive accesses to the same DRAM bank, memory interleaving is performed by looking at the two lower address bits, A1 and A2. If the processor is sequentially accessing the DRAM, each RAS output will have plenty of precharge time. But if the system tries to access the same bank twice in a row the access will be delayed until adequate RAS precharge time has been met. During this time WAIT states will automatically be inserted into the pending access cycle.

The 8 MHz 80286 has two "T" states ("Ts" and "TC"), it is possible for these PALs to get one clock phase out of sync with the 80286 CPU during access cycles pending while performing a refresh cycle. The two 8 MHz "T" states of the CPU contain four 16 MHz clock periods ("CLK" output of 82284 clock generator). This 2X clock is the clock the interface described herein uses. In other words, the PALs produce a RASIN output that is low for three 16 MHz clock periods for the 8 MHz 80286. Since WAIT states insert two 16 MHz clock periods and RASIN can start one clock period after RFSH transitions high, it is possible for RASIN to start one period early and go high one period before the access cycle ends, thus not holding the data valid during a READ access cycle long enough. To counteract this problem the term "ALE" is used in several of the PAL equations (RASIN, 1DLY, and 2DLY) to sync the RASIN output to the access cycle. See the timing diagrams (Figure 6) and PAL equations for some further insight into the potential problems. This synchronization could also have been done externally by holding CAS low until either MWTC or MRDC go high, thus holding the READ data valid until the access cycle is

Two PALs were designed for this PAL interface. PAL #2 is used mostly for the support of memory interleaving. If one is not using memory interleaving (6 MHz or below) PAL #2 can be omitted and the PAL #1 "PRECH" input can be tied high. The high and low memory write strobes can be produced externally.

Functional Description (Continued)

The PAL equations for this interface are written in the National Semiconductor PLANTM format, which differs from the standard PALASMTM format.

EXAMPLE: PLAN FORMAT

/RASIN := RFSH*/2D*ALE

This translates as, "RASIN" is low after the rising edge of the input clock given that "RFSH" was high and "2D" was low and "ALE" was high a setup time before the clock transitions high (here RASIN, 2D, and RFSH are outputs of the PAL and ALE is an input).

EXAMPLE: PALASM FORMAT

RASIN := /RFSH*2D*ALE

The above expression means the same as the PLAN format expression except it is written in PALASM format. In other words, "RASIN" will go low after the rising edge of the clock given that "RFSH" was high, "2D" was low, and "ALE" was high a setup time before the clock transitions high (here RASIN, 2D, and RFSH are outputs of the PAL and ALE is an input).

Depending on the specific type of PALs and logic used, the user can calculate the speed requirements for the DRAM at the specified processor frequency as follows:

CALCULATION OF DRAM " t_{RAC} " RAS ACCESS TIME AND " t_{CAC} " CAS ACCESS TIME REQUIRED FOR AN 8 MHz 80286, NO WAIT STATE, MICROPROCESSOR SYSTEM

- #1) RASIN generation time = one period of the system clock + one 74AS244 gate delay (the system clock is inverted to the PALs) + one clocked output delay of the PAL generating the RASIN output (assume DMPAL16R6B) = 62.5 ns + 4.5 ns + 12 ns = 79 ns maximum
- #2) RASIN to RAS out delay of the DP8419 = 20 ns maximum (used to determine "t_{RAC}")
- #3) RASIN to CAS out delay of the DP8419 DRAM controller driving a load of 4 banks of 256k DRAMs, each bank containing 18 (16 DRAMs plus byte parity) = 72 DRAMs

Since this is under the specified load in the data sheet (approximately 88 DRAMs) approximately 3 ns can be subtracted from the data sheet number, giving 80 ns - 3 ns = 77 ns maximum (used to determine "t_{CAC}").

- #4) 74AS244 buffer delay = 7 ns maximum
- #5) Data setup time required from the end of "T_C" phase 2 clock cycle = 10 ns minimum

A normal 8 MHz 80286 access cycle contains 4 clock periods (16 MHz) of 62.5 ns per period = 250 ns

The required DRAM " t_{RAC} " (row access time) can be calculated from 250 ns - #1 - #2 - #4 - #5 = 134 ns

The required DRAM " t_{CAC} " (column access time) can be calculated from 250 ns - #1 - #3 - #4 - #5 = 77 ns.

The DRAMs selected for this system must satisfy both the " t_{RAC} " and " t_{CAC} " requirements. Therefore the DRAMs must have a " t_{RAC} " (row access time) less than or equal to 134 ns and a " t_{CAC} " (column access time) less than or equal to 77 ns to be used in this system, under worst case conditions, for a no WAIT state, 8 MHz 80286 system. Common 120 ns 256k DRAMs meet this specification.

Other Options

In the system block diagram, buffers (74AS244s) were used to isolate the data in from the data out of the DRAM. This is needed because all WRITE accesses are late WRITEs (READ-MODIFY-WRITE cycles). In this system a HIGH and LOW WRITE enable were produced. The user could just as well have produced a HIGH and LOW CAS. In producing a HIGH and LOW CAS, the user would need the WRITE output of PAL #1 (to bring CAS low during a WRITE), A0 and BHE (for byte WRITEs), and the DT/R signal (for determining whether the access is a READ or WRITE access). Also, by generating a HIGH and LOW CAS, the system can use transceivers instead of buffers in the DRAM data path. The only problem with this approach is that RASIN to CAS out may take a little longer since CAS goes through some external logic.

80286 PAL Inputs and Outputs

(Pin number of the PAL on the left)

PAL #1 INPUTS

1) "CLK" This is the inverted system clock ("CLK")

of the 82284 clock generator.

2) "CS" This is the latched chip select (see system block diagram).

3) "RFRQ" Refresh request from the DP8419.

4) "\$0" Status pin from the 80286. 5) "\$\overline{1}" Status pin from the 80286.

6) "ALE" Address latch enable from 82288.

7) "NC1" No contact.

8) "PRECH" This signal indicates that a back-to-back

access cycle, to the same DRAM bank, is taking place. In this situation, the PAL controller will delay "RASIN" until adequate RAS precharge time has been guaranteed, and also insert WAIT states into the present access cycle to accommodate the

extra precharge time.

9) "NC2" No contact.

11) "OE" This input enables the PAL outputs.

PAL #1 OUTPUTS

19) "CYREQ" This signal indicates that an access was

requested during a Refresh or during the precharge time of the previous access.

18) "RFREQ" This output guarantees that the refresh request occurs within 15 ns after the system

clock. This is necessary in order for the refresh/access arbitration to work correct-

ıy.

17) "RASIN" This signal causes RAS (or RASs) to go low during a DRAM access or refresh.

10W during a DNAW access of fellesh.

16) "RFSH" This signal initiates a DRAM Refresh.
15) "TDLY" A delay that is used internally.

14) "2DLY" A delay that is used internally.

13) "SYNRDY" This output goes to the 82284 clock gen-

erator synchronous ready input. This output inserts WAIT states into DRAM access cycles during access/refresh/RAS pre-

charge contention.

12) "WRITE" This output produces a WRITE strobe for

the DRAMs.

PAL #2 INPUTS

1) "ALE"	This is the address latch enable input from
	the 82288

2) "B0" This is the "A1" address bit from the

3) "B1" This is the "A2" address bit from the

80286.

4) "RASIN" This signal causes RAS (or RASs) to go low during a DRAM access or refresh.

5) "1DLY" This is a delay used internal to the PALs.)
6) "RESH" This signal initiates a DRAM Refresh.

7) "WRITE" This output produces a WRITE strobe for

the DRAMs.

8) "A0" This is the "A0" address bit from the 80286 and is used during byte read or byte

write situations.

9) "BHE" This is the high byte enable signal from the 80286 and is used during byte read or

byte write situations.

11) "OE" This input enables the PAL outputs.

PAL #2 OUTPUTS

19) "PRECH"

This signal indicates that a back-to-back access cycle, to the same DRAM bank, is taking place. In this situation, the PAL controller will delay "RASIN" until adequate RAS precharge time has been guaran-

teed, and also insert WAIT states into the present access cycle to accommodate the extra precharge time.

18) "NC" No contact to this pin.

17) "PREVO" Latches if the previous access was to Bank 0.

16) "PREV1" Latches if the previous access was to Bank 1.

15) "PREV2" Latches if the previous access was to Bank 2.

14) "PREV3" Latches if the previous access was to

Bank 3.

13) "WINLOW" This is the low byte DRAM write input.

12) "WINHIGH" This is the high byte DRAM write input.

Equations for PALs to Interface the DP8419 to the 80286

These PALs work up to 10 MHz and use mode 0 for doing externally controlled forced refreshes, guaranteeing 3 periods (of 2X clock from 82284) of RGCK RAS pulse width. This set of PALs will only work for the DP8419 since they use mode 0 forced refresh to reset the refresh request (RFIO) signal.

PAT. #1

DMPAL16R6A

/CLK /CS /RFRQ /SO /S1 ALE NC1 /PRECH NC2 GND

/OE /WRITE /SYNRDY /2DLY /1DLY /RFSH /RASIN /RFREQ /CYREQ VCC

IF (VCC) /CYREQ = /CS*/RFSH*SO*/S1

+/CS*/RFSH*/SO*S1

+/CYREQ*/RFSH

+/CYREQ*RASIN

+/CYREQ*1DLY

+/CS*RASIN*1DLY*/2DLY*SO*/S1

+/CS*RASIN*1DLY*/2DLY*/SO*S1

IF (VCC) /WRITE = /SO*S1*/CS*ALE

+/WRITE*1DLY

+/WRITE*/RFSH

+/WRITE*/RASIN

/RFREQ := /RFRQ

/RASIN := /RFSH*/1DLY*/ALE

+/RFSH*/lDLY*/RASIN

+RFSH*/SO*S1*PRECH*RFREQ*/ALE*/CS

+RFSH*SO*/S1*PRECH*RFREQ*/ALE*/CS

+/RASIN*RFSH*2DLY

+RFSH*/CYREQ*1DLY*2DLY*/ALE

/RFSH := /RFREQ*RASIN*1DLY*/2DLY

+/RFREQ*RASIN*/1DLY*/2DLY

+/RFREQ*RASIN*1DLY*2DLY*CYREQ

+/RFSH*/1DLY

+/RFSH*/2DLY

+/RFSH*/RFREQ

/ldly := /RFSH*2DLY*/RFREQ

+/RFSH*/RASIN*2DLY*/1DLY

+/RFSH*/RASIN*/1DLY*ALE

+RFSH*/RASIN

/2DLY := /RFSH*/RASIN

+/RFSH*/2DLY*ALE

+RFSH*/RASIN*/1DLY

+RFSH*/1DLY*/2DLY*/PRECH*RASIN*RFREQ

/SYNRDY := /CS*/RASIN*lDLY*RFSH

;Read access during RFSH

;Write access during RFSH

;Hold "/CYREQ" during RFSH

;Hold "/CYREQ"

:Hold "/CYREQ"

Precharge needed during access

;Precharge needed during access

:Write access

:Hold "/WRITE" low

;Hold "/WRITE" low

:Hold "/WRITE" low

:RFSH "/RASIN" except if "ALE"

;Keep "/RASIN" low during RFSH

:WRITE access

:READ access

:Hold "/RASIN" low

:"/RASIN" after precharge delay

; or RFSH

;Start RFSH after access

;Start RFSH after access

:Start RFSH after idle states

:Hold RFSH low

:Hold RFSH low

:Hold RFSH low

;"/lDLY" during RFSH

:Hold "/IDLY" low

;Hold "/IDLY" low if "ALE"

"/1DLY" during access

;"/2DLY" during RFSH

:Hold "/2DLY" low if "ALE"

:"/2DLY" during access

;Hold "/2DLY" low for precharge

;"/SYNRDY" during an access

Equations for PALs to Interface the DP8419 to the 80286 (Continued)

```
DMPALIAR4A
```

ALE BO B1 /RASIN /1DLY /RFSH /WRITE AO /BHE GND

/OE /WINHIGH /WINLOW /PREV3 /PREV2 /PREV1 /PREVO NC /PRECH VCC

IF (VCC) /PRECH = RFSH*/BO*/Bl*/PREVO*RASIN*/1DLY ; Need precharge during

+RFSH*BO*/Bl*/PREV1*RASIN*/1DLY ; present access if

+RFSH*/BO*B1*/PREV2*RASIN*/1DLY ; previous access bank = ; present access bank

+RFSH*BO*B1*/PREV3*RASIN*/1DLY

/PREVO := /BO*/Bl :Previous access to bank O

/PREV1 := B0*/B1 :Previous access to bank 1

/PREV2 := /B0*B1 :Previous access to bank 2

/PREV3 := B0*B1 :Previous access to bank 3

IF (VCC) /WINLOW = RFSH*/RASIN*/1DLY*/AO*/WRITE :"/WRITE" during access

IF (VCC) /WINHIGH = RFSH*/RASIN*/1DLY*/BHE*/WRITE ; "/WRITE" during access

Equations for PALs to Interface the DP8409A or DP8419 to the 80286

These PALs work up to 10 MHz with the DP8419 and up to a frequency where the minimum RGCK high or low pulse width (of 82284 2X clock) is equal to or greater than 35 ns for the DP8409A. These PALs only guarantee 2 system clock periods of RAS low during refresh and 2 periods of RAS precharge time (of 82284 2X clock) between consecutive accesses to the same RAS bank.

PAL #1

DMPAL16R6A

/CLK /CS /RFRQ /SO /S1 ALE NC1 /PRECH NC2 GND

/OE /WRITE /SYNRDY /2DLY /1DLY /RFSH /RASIN /RFREQ /CYREQ VCC

IF (VCC) /CYREQ = /CS*/RFSH*SO*/S1 :Read access during RFSH

+/CS*/RFSH*/SO*S1 :Write access during RFSH :Hold "/CYREQ" during RFSH +/CYREQ*/RFSH

> +/CYREQ*RASIN ;Hold "/CYREQ"

+/CYREQ*1DLY :Hold "/CYREQ" +/CS*RASIN*1DLY*/2DLY*SO*/S1 :Precharge needed during access

+/CS*RASIN*1DLY*/2DLY*/SO*S1 :Precharge needed during access

IF (VCC) /WRITE = /SO*S1*/CS*ALE :Write access

+/WRITE*1DLY ;Hold "/WRITE" low +/WRITE*/RFSH :Hold "/WRITE" low

+/WRITE*/RASIN :Hold "/WRITE" low

/RFREQ := /RFRQ

/RASIN := RFSH*/SO*S1*PRECH*RFREQ*/ALE*/CS :WRITE access +RFSH*SO*/S1*PRECH*RFREQ*/ALE*/CS :READ access

+/RASIN*RFSH*2DLY :Hold "/RASIN" low

+RFSH*/CYREQ*1DLY*2DLY*/ALE :"/RASIN" after precharge

; delay or RFSH

:Start RFSH after access

/RFSH := /RFREQ*RASIN*lDLY*/2DLY

:Start RFSH after access +/RFREQ*RASIN*/1DLY*/2DLY

+/RFREQ*RASIN*1DLY*2DLY*CYREQ :Start RFSH after idle states

+/RFSH*/1DLY :Hold RFSH low +/RFSH*/2DLY :Hold RFSH low

+/RFSH*/RFRQ ;Hold RFSH low

Equations for PALs to Interface the DP8409A or DP8419 to the 80286

(Continued)

/1DLY := /RFSH*2DLY*/RFRQ +/RFSH*/1DLY*2DLY +RFSH*/RASIN

/2DLY := /RFSH*/1DLY*/ALE

/SYNRDY := /CS*/RASIN*1DLY*RFSH

+/RFSH*/2DLY*ALE +RFSH*/RASIN*/1DLY

+RFSH*/1DLY*/2DLY*/PRECH*RASIN*RFREQ :Hold "/2DLY" low for precharge

;"/lDLY" during RFSH :Hold "/lDLY" low

:"/lDLY" during access

;"/2DLY" during RFSH ;Hold "/2DLY" low if "ALE"

;"/2DLY" during access

;"/SYNRDY" during an access

If only 2 banks of DRAM were to be used the PAL interface would require only 1 PAL. The two inputs "PRECHOUT and NC" (pin #8 and #9) could be changed to "B0" and "PREVB0" to allow interleaving of bank 0 and 1. "PREVB0" could be produced externally using a "D" type flip-flop with "ALE" as its clock and "B0" as its input. The equations for "RASIN" and "2DLY" will have to be changed as follows:

/RASIN := /RFSH*/1DLY*/ALE

+/RFSH*/1DLY*/RASIN

+RFSH*/SO*S1*BO*/PREVBO*RFREQ*/ALE*/CS +RFSH*/SO*S1*/BO*PREVBO*RFREQ*/ALE*/CS +RFSH*SO*/S1*BO*/PREVBO*RFREQ*/ALE*/CS +RFSH*SO*/S1*/BO*PREVBO*RFREQ*/ALE*/CS +/RASIN*RFSH*2DLY

+RFSH*/CYREQ*1DLY*2DLY*/ALE

/2DLY := /RFSH*/1DLY +/RFSH*/2DLY*ALE +RFSH*/RASIN*/1DLY

+RFSH*/1DLY*/2DLY*/BO*/PREVBO*RASIN*RFREQ

;RFSH "/RASIN"

:Hold "/RASIN" low in RFSH

;WRITE access ;READ access ;READ access


; delay or RFSH

:WRITE access

;Hold ""/RASIN'' low ;"/RASIN" after precharge


;"/2DLY" during RFSH ;Hold "/2DLY" low if "ALE" ;"/2DLY" during access

:Hold "/2DLY" low for precharge



80286 System Diagram (Continued) 74AS04 CLK CYREQ VCC CLK-120 CS A RFRQ SO RFREQ 80284 CLOCK OUTPUT RASIN CLK CYREQ RFSH cs RFREQ 2 18 DIS DALE RFRQ 17 RASIN 1DLY <u>50</u> RFSH 16 PAL 80286 <u>S1</u> 5 1DLY 2DLY 15 #1 ightharpoons6 2DLY ALE 14 SYNRDY 7 13 SYNRDY Ð WRITE PRECH 8 12 WRITE ŌĒ 9 11 120 PRECH PREVO PRECH ALE В0 2 18 PREV1 **B1** 3 17 PREVO PREV2 4 RASIN 16 PREV1 PAL 80286 5 PREV3 1DLY PREV2 15 6 RFSH 14 PREV3 WINLOW WRITE 7 WINLOW 13 WINHIGH 8 WINHIGH A0 12 BHE 9 ŌĒ 11 ADDRESS ADDRESS(23:0) DATA ŌΕ DATA(15:0) TL/F/8590-2 **FIGURE 2. 80286 PALs**

System Timing Diagram



3-89

System Timing Diagram (Continued)




FIGURE 4

System Timing Diagram (Continued)

