

DP8440-40/DP8440-25/DP8441-40/DP8441-25 microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver

General Description


The DP8440/41 Dynamic RAM Controllers provide an easy interface between dynamic RAM arrays and 8-, 16-, 32- and 64-bit microprocessors. The DP8440/41 DRAM Controllers generate all necessary control and timing signals to successfully interface and design dynamic memory systems. With significant enhancements over the DP8420/21/22 predecessors, the DP8440/41 are suitable for high performance memory systems. These controllers support page and burst accesses for fast page, static column and nibble DRAMs. Refreshes and accesses are arbitrated on chip. RAS low time during refresh and RAS precharge time are guaranteed by these controllers. Separate precharge counters for each RAS output avoid delayed back to back accesses due to precharge when using memory interleaving. Programmable features make the DP8440/41 DRAM Controllers flexible enough to fit many memory systems.

Features

- 40 MHz and 25 MHz operation
- Page detection
- Automatic CPU burst accesses
- Support 1/4/16/64 Mbits DRAMs
- High capacitance drivers for RAS, CAS, WE and Q outputs

February 1995

- Support for fast page, static column and nibble mode DRAMs
- High precision PLL based delay line
- Byte enable for word size up to 32 bits on the DP8440 or 64 bits on the DP8441
- Automatic Internal Refresh
- Staggered RAS-Only refresh
- Burst and CAS-before-RAS refresh
- Error scrubbing during refresh
- TRI-STATE® outputs
- Easy interface to all major microprocessors



© 1995 National Semiconductor Corporation TL/F/11718

RRD-B30M75/Printed in U. S. A.

DRAM Controller	Maximum Clock Frequency	Package Type	Bus Width Supporting	Largest DRAM Possible
DP8440V-40	40 MHz	84-Pin PLCC	8, 16, 32	16 Mbits
DP8440VLJ-40	40 MHz	100-Pin PQFP	8, 16, 32	16 Mbits
DP8440VLJ-25	25 MHz	100-Pin PQFP	8, 16, 32	16 Mbits
DP8441VLJ-40	40 MHz	100-Pin PQFP	8, 16, 32, 64	64 Mbits
DP8441VLJ-25	25 MHz	100-Pin PQFP	8, 16, 32, 64	64 Mbits

Table of Contents

1.0 CONNECTION DIAGRAMS

2.0 FUNCTIONAL INTRODUCTION

3.0 SIGNAL DESCRIPTION

3.1 Address and Control Signals

- 3.2 DRAM Control Signals
- 3.3 Refresh Signals
- 3.4 Reset and Programming Signals
- 3.5 Clock Inputs
- 3.6 Power Signals and Capacitor Input

4.0 PROGRAMMING AND RESETTING

- 4.1 Reset
- 4.2 Programming Sequence
- 4.3 Programming Selection Bits

5.0 ACCESS MODES

- 5.1 Opening Access
- 5.2 Normal Mode
- 5.3 Page Mode
- 5.4 Burst Access
- 5.5 Inner Page Burst Access

6.0 REFRESH MODES

- 6.1 Auto-Internal Refresh
- 6.2 Externally Controlled Refresh
- 6.3 Error Scrubbing during Refresh
- 6.4 Extending Refresh
- 6.5 Refresh Types

7.0 WAIT SUPPORT

- 7.1 DTACK During Opening Access
- 7.2 DTACK During Page Access
- 7.3 DTACK During Burst Access
- 7.4 Next Address or Early DTACK Support

8.0 ABSOLUTE MAXIMUM RATINGS

9.0 DC ELECTRICAL CHARACTERISTICS

10.0 LOAD CAPACITANCE

11.0 AC TIMING PARAMETERS


12.0 AC TIMING WAVEFORMS


CLK and DECLK Timing Refresh Timing Refresh and Access Timing Programming and Initialization Period Timing Normal Mode Access Timing Page Mode Access Timing


Burst Mode Access Timing

13.0 ERRATA

14.0 PHYSICAL DIMENSIONS







2.0 Functional Introduction

Reset and Programming: After the power up, the DP8440/41 must be reset and programmed before it can be used to access the DRAM. The chip is programmed through the address bus.

Initialization Period: After programming, the DP8440/41 enter a 60 ms initialization period. During this time the DP8440/41 perform refreshes to the DRAM. Further warm up cycles are unnecessary. The user must wait until the initialization is over to access the memory.

Modes of Operation: The DP8440/41 are synchronous DRAM controllers. Every access is synchronized to the system clock. The controllers can be programmed in Page Mode or Normal Mode. Burst accesses are dynamically requested through the input BSTARQ.

Opening Access: They involve a new row address. Regardless of the access mode programmed, opening accesses behave in the same way. \overline{ADS} and \overline{CS} initiate and qualify every access. After asserting the \overline{ADS} , the DP8440/41 will assert \overline{RAS} from the next rising edge of the CLK. The DP8440/41 will hold the row address on the DRAM address bus and guarantee that the row address is held for the Row Address Hold Time (t_{RAH}) programmed. The DRAM controller will then switch the internal multiplexor to place the column address on the DRAM address bus and assert \overline{CAS} . \overline{DTACK} will wait the programmed number of wait states before asserting to indicate the end of the access.

Normal Access: If the controller is programmed in Normal Mode (B1 = 1), $\overline{\text{RAS}}$ will assert and negate after the programmed $\overline{\text{RAS}}$ low time. The user can perform burst access if desired.

Page Access: The DP8440/41 have an internal page comparator. This feature enables the user to do a series of accesses without negating \overline{RAS} for as long as the row address remains unchanged. The user needs to provide a new address for every access. The page comparator can also be programmed as an input. This is beneficial for CPUs that have an internal page comparator. The user can do burst accesses while in page if desired.

Burst Access: These controllers can also generate new addresses to burst a specific number of locations. The user can choose to burst in a wrap around fashion for 2, 4, 8, 16 locations. Or, if the input NoWRAP is asserted, the controller will burst consecutive locations and the column address will not wrap around. The controller must be programmed in Latch Mode to generate the burst addresses.

Refresh Modes: The DP8440/41 can perform Automatic Internal Refreshes, or Externally Controlled Refreshes. During a long page access the controller can queue up to six refresh requests and burst refresh the addresses missed when the access finishes.

Refresh Types: The DP8440/41 can be programmed to do all RAS Refresh, Staggered Refresh, Error Scrubbing during Refresh or CAS-before-RAS refresh.

Wait Support: These controllers provide wait logic for all three types of accesses. The user needs to program the desired number of wait states for opening, page and burst accesses.

RAS and **CAS** Configurations: The RAS outputs can be programmed to drive one, two or four banks of memory and the CAS drivers can be programmed for byte writing in buses up to 64 bits wide.

TRI-STATE Outputs and Multiporting: The GRANT input can be used for multi-porting. When high this input will TRI-STATE the outputs, allowing another controller to drive the DRAM.

Other Features: Independent $\overline{\text{RAS}}$ precharge counters allow memory interleaving, thus back to back access to different memory banks is not delayed due to precharge.

The output NADTACK can be used to pipeline one address, getting the next access to start one clock early.

The input NoWRAP will increment the address during a burst access in a linear fashion. This is convenient for graphics or long page access.

Terminology: This paragraph explains the terminology used in this data sheet. The terms negated and asserted are used. For example, $\overline{\text{ECAS0}}$ asserted means the $\overline{\text{ECAS0}}$ input is at logic 0. The term NoWRAP asserted means that NoWRAP is at logic 1.

Pin Name	Device (if not Applicable to All)	Input/ Output	Description
R0–11 R0–12	DP8440 DP8441	Ι	ROW ADDRESS: These inputs are used to specify the row address during an access to the DRAM. They are also used to program the chip when $\overline{\text{ML}}$ is asserted.
C0-11 C0-12	DP8440 DP8441	Ι	COLUMN ADDRESS: These inputs are used to specify the column address during an access to the DRAM. They are also used to program the chip when $\overline{\text{ML}}$ is asserted.
B0-B1		I	BANK SELECT: Depending on programming, these inputs are used to select group $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ outputs to assert during an access. They are also used to program the chip when the $\overline{\text{ML}}$ is asserted.
ECAS0-3 ECAS0-7	DP8440 DP8441	I	ENABLE CAS: These inputs asserted enable a single or group of \overline{CAS} outputs. In combination with the B0, B1 and the programming selection, these inputs select which \overline{CAS} outputs will assert during an access. The \overline{ECAS} signals can also be used to toggle a group of \overline{CAS} outputs during page or burst mode accesses. They are also used to program the chip when \overline{ML} is asserted.
NoWRAP (EXTNDRF)		I	NO WRAP: Asserting this signal causes the column address to be incremented sequentially by one. The column address will not wrap around if NoWRAP is asserted. When RFIP is asserted, this signal is an EXTNDRF, used to extend refresh by any number of CLK periods until EXTNDRF is negated.
NoLATCH	DP8441	I	COLUMN ADDRESS LATCH DISABLE: This input will disable $\overline{\text{ADS}}$ from latching the column address when Latch Mode is selected.
ADS		I	ADDRESS STROBE: This input starts every access. Depending on programming this inpu could latch the column address from the rising edge.
CS		I	CHIP SELECT: This input signal must be asserted to enable ADS to start an access.
DTACK		0	DATA TRANSFER ACKNOWLEDGE: This output can be programmed to insert wait states into a CPU access cycle. DTACK negated signifies a wait condition, when asserted signifies that the access has taken place. This signal can be delayed a number of positive or negative edges of clock. During burst accesses, DTACK transitions increment the column address.
NADTACK		0	NEXT ADDRESS or EARLY DTACK: This output asserts one clock cycle before DTACK. This output can be used to request the next address in a sort of pipelining fashion or it provides more time when DTACK needs to be generated externally.
WAITIN	DP8441	I	WAIT INPUT: This input asserted delays DTACK for one extra clock period.
GRANT		Ι	MEMORY ACCESS GRANT: The GRANT input functions as an output enable. If negated, it forces the outputs to a TRI-STATE condition.
PAGMISS		1/0	PAGE MISS: When programmed as an output, this signal asserts when either the row or the bank address changes from the previous access cycle or the column address has been incremented beyond the page boundary. If this pin is programmed as an input, it is the responsibility of the system to tell the controller if the next access is within the page. Useful for CPUs with internal page comparators, PAGMISS is valid only if ADS and CS are asserted.
BSTARQ/ BSTARQ		I	BURST ACCESS REQUEST: This input enables the Burst Access Mode. This input can be programmed to be active high or active low.
BSTARQ		[programmed to be active high or active low.

3.2 DR/	3.2 DRAM CONTROL SIGNALS								
Pin Name	Device (if not Applicable to All)	Input/ Output	Description						
Q0-11 Q0-12	DP8440 DP8441	0	DRAM ADDRESS: These output signals are the multiplexed outputs of the R0-11/12 and C0-11/12 and form the DRAM address bus. These outputs contain the refresh address whenever \overrightarrow{RFIP} is asserted. They have high capacitive drivers with 20 Ω s series damping resistors.						
RAS0-3		0	ROW ADDRESS STROBES: These outputs are asserted to latch the row address contained on the outputs $Q0-11/12$ into the DRAM. When $\overline{\text{RFIP}}$ is asserted, the $\overline{\text{RAS}}$ outputs are used to latch the refresh row address contained on the $Q0-11/12$ outputs into the DRAM. These outputs have high capacitive drivers with 20Ω series damping resistors.						
CAS0-3 CAS0-7	DP8440 DP8441	0	COLUMN ADDRESS STROBES: These outputs are asserted to latch the column address contained on the outputs $QO-11/12$ into the DRAM. When $\overline{\text{RFIP}}$ is asserted and $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is selected, the $\overline{\text{CAS}}$ outputs will assert 1T (one clock period) before the $\overline{\text{RAS}}$ outputs are asserted. These outputs have high capacitive drivers with 20Ω series damping resistors.						
WE		0	WRITE ENABLE: This output asserted specifies a write operation to the DRAM. When negated, this output specifies a read operation to the DRAM. This output has a high capacitive driver and a 20Ω series damping resistor.						
WIN		I	WRITE ENABLE IN: This input is used to signify a write operation to the DRAM. The \overline{WE} output will follow this input. Also, this input controls the precharge time for Read and Write during Burst Mode Access.						

3.3 REFRESH SIGNALS

Pin Name	Device (if not Applicable to All)	Input/ Output	Description
RFRQ		0	REFRESH REQUEST: When RFRQ is asserted, it specifies that 15 μ s or 120 μ s have passed. If DISRFSH is negated and the controller is not into an access cycle, the DP8440/41 will perform an internal refresh. If DISRFSH is asserted, RFRQ can be used to externally request a refresh by asserting the input RFSH.
RFIP		0	REFRESH IN PROGRESS: This output is asserted prior to a refresh cycle and is negated when all the RAS outputs are negated for that refresh.
RFSH		I	REFRESH: This input asserted with $\overrightarrow{\text{DISRFSH}}$ already asserted will request a refresh. If this input is continually asserted, the DP8440/41 will perform refresh cycles in a burst refresh fashion until the input is negated. If $\overrightarrow{\text{RFSH}}$ is asserted with $\overrightarrow{\text{DISRFSH}}$ negated, the internal refresh address counter is cleared. This technique is useful for burst refreshes.
DISRFSH		I	DISABLE REFRESH: This input is used to disable internal refreshes and must be asserted when using RFSH for externally requested refreshes.

3.4 RESET AND PROGRAMMING SIGNALS

Device (if not Applicable to All)	Input/ Output	Description			
	Ι	MODE LOAD: This input signal, when low, enables the internal programming register that stores the programming information.			
	I	SYSTEM RESET: Reset forces the DP8440/41 to be set at a known state. V_{CC} , CLK and DELCLK have to reach their proper DC and AC specifications for at least 1 ms before negating the RESET signal. All outputs are negated when RESET is asserted.			
	•	•			

Pin Name	Device (if not Applicable to All)	Input/ Output	Description
CLK		I	SYSTEM CLOCK: This input may be in the range of 500 kHz to 40 MHz. This input is generally a constant frequency but it may be controlled externally to change frequencies for some arbitrary reason. This input provides the clock to the internal state machine that arbitrates between accesses and refreshes. This clock's positive edges and negative edges are used to extend the DTACK signal. This clock is also used as a reference for the RAS precharge time, the RAS low during refresh time and CAS precharge time.
DELCLK		Ι	DELAY LINE CLOCK: The clock input DELCLK, may be in the range of 10 MHz to 40 MHz and should be a multiple of 2 to have the DP8440/41 switching characteristics hold. If DELCLK is not one of the above frequencies, the accuracy of the internal delay line will suffer. This happens because the phase lock loop that generates the delay line assumes an input clock frequency multiple of 2 MHz. For example, if DELCLK input is 17 MHz and we choose to divide by 8 (program bits C0–3), this will produce 2.125 MHz which is 6.25% off of 2 MHz. Therefore, the DP8440/41 delay line will produce delays that are shorter (faster delays) than intended. If divide by 9 was chosen, the delay line would produce longer delays (slower delays) than intended (1.89 MHz instead of 2 MHz). This clock is also divided to create the internal refresh clock.
	VER SIGNALS AND		
Pin Name	Device (if not Applicable to All)	Input/ Output	Description
V _{CC}		I	POWER: Supply Voltage.
GND		I	GROUND: Supply Voltage Reference.
CAP		I	CAPACITOR: This input is used by the internal PLL for stabilization. The value of the ceramic capacitor should be 0.1 μ F and it should be connected between this input and ground.

4.0 Programming and Resetting


4.1 RESET

After power up, the DP8440/41 must be reset and programmed before it can be used to access the DRAM. Reset is accomplished by asserting the input $\overrightarrow{\text{RESET}}$ for at least 16 positive edges of CLK after V_{CC} stabilizes. After reset, the part can be programmed.

4.2 PROGRAMMING

Programming is accomplished by presenting a valid programming selection on the row, column, bank selects and $\overline{\text{ECAS}}$ inputs and toggling the $\overline{\text{ML}}$ input from low to high.

When $\overline{\text{ML}}$ goes high the part is programmed. After the first programming after a reset the part will enter a 60 ms initialization period. During this period the controller will refresh the memory, so further DRAM warm up cycles are not necessary. The user can program the part on the fly by pulsing $\overline{\text{ML}}$ low and high (provided that no refresh is in progress) while a valid programming selection is on the address bus. The part will not enter the initialization period when it is only re-programmed.



		G SELECTIC
RAS LOW	AND PREC	HARGE TIM
R1	R0	
0	0	2T
0	1	3T
1	0	4T
1	1	5T
DTACK DI	JRING OPE	
R3	R2	
0	0	1T
0	1	2T
1	0	3T
1	1	4T
		ST ACCESS
R5	R4	
0	0	OT
0 1	1 0	1T 2T
1	1	21 3T
		E ACCESS V
		E AUCESS V
R7 0	R6 0	от
0	1	0T 1T
1	0	2T
1	1	3T
PAGE SIZE	E SELECT	
R9	R8	
0	0	512
0	1	1024
1	0	2048
1	1	4096
WRAP AR	OUND SIZE	
R11	R10	
0	0	2
0	1	4
1	0	8
1	1	16

4-Step Staggered 1 0 RAS2 CAS Pairs 1 0 RAS2, CAS2-6	IVISC	OR S	ELECT									
0 0 1 0 18 0 0 1 1 17 0 1 0 1 15 0 1 0 1 1 0 1 0 14 0 1 1 13 1 0 0 12 1 0 0 12 1 0 0 17 1 1 0 16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					20							
$\begin{array}{c c c c c c c c c c c c c c c c c c c $												
0 1 0 0 16 0 1 0 14 14 0 1 1 14 0 1 1 14 0 1 1 14 1 0 0 12 1 0 1 1 1 0 10 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 6 0 All RAS and all CAS are selected. Bu and B1 are not used. All RAS refresh. 1 If C6 = 0 Non Error Scrubbing Selected. All RAS: B1 CAS Selected. 2-Step Staggered Refresh. 1 1 If C6 = 0 Non Error Scrubbing Selected. All CASS Selected. All												
0 1 0 1 15 0 1 1 0 14 0 1 1 1 1 1 0 0 12 1 0 0 12 1 0 1 11 1 0 1 1 1 0 1 7 1 1 0 1 7 1 1 1 6 1 1 1 6 1 1 1 6 1 1 1 6 1 1 1 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1												
0 1												
100012100111101111011101111011117111110171111101711111061111711111061111711181180 is not Used1If C6 = 0 Non Error Scrubbing Selected. All AS Selected. All RAS 111If C6 = 0 Non Error Scrubbing Selected. 411If C6 = 0 Non Error Scrubbing Selected. 111If C6 = 0 Non Error Scrubbing Selected. 11 <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>14</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	0	1	1	0	14							
1001111010111011110011106111111111111111113C4All RAS and all CAS are selected. B0 and B1 are not used. All RAS refresh.1If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh.B1B0 is not Used 10If C6 = 0 Non Error Scrubbing Selected. All CASs Selected.B1B0 RAS0-1 1RAS0-1, CA RAS2-30If C6 = 0 Non Error Scrubbing Selected. All CASs Selected. All CASs Selected.B1B0 RAS0 1RAS0 RAS1 11If C6 = 0 Non Error Scrubbing Selected. All CASs Selected. 1B1B0 RAS2, CAS2-6 RAS2, CAS2-6B1B0 RAS2, CAS2-61If C6 = 0 Non Error Scrubbing, 2-Step Staggered Refresh.B1B0 is not used. 1Scrubbing Selected. All RAS Refresh. CAS Pairs Selected.0RAS2, CAS2-6 RAS2, CAS2-61If C6 = 0 Non Error Scrubbing, 2-Step Staggered Refresh.B1B0 is not used. 1Scrubbing Selected. 10RAS2, CAS2-6 RAS2, CAS2-61If C6 = 0 Non Error Scrubbing, 2-Step Staggered Refresh.B1B0 is not used. 1If C6 = 1 Error RAS2-3 and CAS2, 3, 6, 7B1B0 is not used. 11If C6 = 0 Non E												
$\begin{array}{c c c c c c c c c c c c c c c c c c c $												
1011911008110171110611115 RAS AND CAS CONFIGURATIONS AND REFRESH BEHAVIOR5C400All FAS and all CAS are selected. B0 and B1 are not used. All FAS refresh.1If C6 = 0 Non Error Scrubbing Selected. 2-Step Staggered Refresh.B1B0 is not Used 01If C6 = 0 Non Error Scrubbing Selected.B1B020If C6 = 0 Non Error Scrubbing Selected.B1B03If C6 = 1 Error Scrubbing Selected.B1B04If C6 = 0 Non Error Scrubbing Selected.B1B01If C6 = 0 Non Error Scrubbing Selected.B1B020If C6 = 0 Non Error Scrubbing Selected.B1B01IRAS01RAS01IRAS01RAS1 RAS21If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 1 Error RAS2-3 and CAS2,3,6,7If C6 = 1 Error RAS2-3 and CAS2,3,6,7 </td <td></td>												
1101711106 RAS AND CAS CONFIGURATIONS AND REFRESH BEHAVIOR 5C40All FAS and all CAS are selected. B0 and B1 are not used. All RAS refresh.1If C6 = 0 Non Error Scrubbing Selected. All Asselected. 2-Step Staggered Refresh.B1B0 is not Used 0RAS0-1 RAS2-30If C6 = 0 Non Error Scrubbing Selected. All CAS selected. 2-Step Staggered Refresh.B1B0B00If C6 = 0 Non Error Scrubbing Selected. All CAS selected. All CAS selected. 1B1B0B00If C6 = 0 Non Error Scrubbing Selected. All CAS selected. All CAS selected. All CAS selected. 4.5 tep Staggered Refresh.B1B01If C6 = 0 Non Error Scrubbing Selected. 1B1B0B11If C6 = 0 Non Error Scrubbing Selected. 1B1B0RAS0 RAS2 RAS2B11If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used. RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used. RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Staggered Refresh. CAS Pairs Selected.B1B0 is not used. RAS2-3 and CAS2,3,6,71If C6 = 1 Error Staggered Refresh.B1B0 is not used. 11If C6 = 0 Non Error Staggered Refresh. CAS Pairs Selected.B1B0 is not used. 11If C6 = 0 N												
1110611115 RAS AND CAS CONFIGURATIONS AND REFRESH BEHAVIOR5C400All RAS and all CAS are selected. B0 and B1 are not used. All RAS refresh.1If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh.B1B0 is not Used 10If C6 = 0 Non Error Scrubbing Selected.B1B0B0 and B1 are not used.0If C6 = 0 Non Error Scrubbing Selected.B1B0 0RAS0-1 RAS2-30If C6 = 0 Non Error Scrubbing Selected.B1B0 0RAS0 00If C6 = 0 Non Error Scrubbing Selected.B1B0 0RAS0 01If C6 = 0 Non Error Scrubbing Selected.B1B0 0RAS2 01If C6 = 0 Non Error Scrubbing Selected.B1B0 0RAS2 01If C6 = 0 Non Error Scrubbing Selected.B1B0 0RAS2 01If C6 = 0 Non Error Scrubbing Selected.B1B0 is not used.1If C6 = 0 Non Error Scrubbing Selected.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh.B1B0 is not used.1If C6 = 0 Non Error Staggered Refresh. <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td>8</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	1	1	0	0	8							
1115 RAS AND CAS CONFIGURATIONS AND REFRESH BEHAVIOR 3C40All FAS conFigURATIONS AND REFRESH BEHAVIOR3C40All FAS conFigURATIONS AND REFRESH BEHAVIOR1If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 2Step Staggered Refresh.1If C6 = 0 Non Error Scrubbing Selected. All All CAS Selected. 2Step Staggered Refresh.0If C6 = 0 Non Error Scrubbing Selected. All CASS Selected.0If C6 = 0 Non Error Scrubbing Selected. All CASS Selected.0If C6 = 0 Non Error Scrubbing Selected. All CASS Selected.1If C6 = 0 Non Error Scrubbing Selected. All CASS Selected.1If C6 = 0 Non Error Scrubbing Selected.1	•											
RAS AND CAS CONFIGURATIONS AND REFRESH BEHAVIOR 5 C4 0 All RAS and all CAS are selected. B0 and B1 are not used. All RAS refresh. 1 If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh. B1 B0 is not Used If C6 = 1 Error Scrubbing Selected. All CAS Pairs Selected. B1 B0 is Not Used 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 RAS0-1 1 RAS2-3 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 RAS1 1 RAS1 1 RAS1 1 1 If C6 = 0 Non Error Scrubbing Selected. B1 B0 RAS2 1 B1 B0 1 If C6 = 0 Non Error Scrubbing Selected. B1 B0 RAS2 1 RAS2 1 B1 B0 1 If C6 = 0 Non Error Scrubbing Selected. B1 B0 is not used. If C6 = 1 Error Scrubbing Selected. B1 B0 is not used. 1 If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. B1 B0 is not used. If C6 = 1 Error Scrubbing Selected. I RAS0-1 and CAS0,1,4,5 1 1 If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. B1 B0 is not used. I RAS0-1 and CAS0,1,4,5 1 I <												
5 C4 0All FAS and all CAS are selected. B0 and B1 are not used. All FAS refresh.1If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh.B1B0 is not Used 0If C6 = 1 Error Scrubbing Selected. All RAS Refresh. CAS Pairs Selected.B1B0 is Not Used 00If C6 = 0 Non Error Scrubbing Selected. All CASs Selected. All CAS Selected. 1B1B00If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 1B1B01If C6 = 0 Non Error Scrubbing Selected. 10RAS0 011If C6 = 0 Non Error Scrubbing Selected. 1B1B0 is not used. 101If C6 = 0 Non Error Scrubbing Selected.B1B0 is not used. 101If C6 = 0 Non Error Scrubbing Selected.B1B0 is not used. 101If C6 = 0 Non Error Scrubbing Selected.B1B0 is not used. 101If C6 = 0 Non Error Scrubbing Selected.B1B0 is not used. 101If C6 = 1 Error Scrubbing Selected.If C6 = 1 Error 1B1B0 is not used. 11If C6 = 0 Non Error Staggered Refresh. CAS Pairs Selected.If C6 = 1 Error 1B1B0 is not used. 11If C6 = 0 Non Error Staggered Refresh. CAS Pairs Selected. <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td>5</td> <td></td> <td></td> <td></td>				-					5			
0 All RAS and all CAS are selected. B0 and B1 are not used. All RAS refresh. 1 If C6 = 0 Non Error Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh. B1 B0 is not Used 0 If C6 = 1 Error Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh. B1 B0 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 0 0 RAS0 1 RAS1 CAS Pairs B1 B0 0 0 RAS2 Refresh. B1 B0 RAS2 RAS2 1 1 RAS2 Refresh. B1 B0 is not used. CAS Pairs 0 1 RAS2, CAS2-6 1 0 RAS2 RAS2 RAS2 B1 B0 is not used. 1 1 RAS3, CAS3-7 1 If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. CAS Pairs Selected. B1 B0 is not used. 1 1 RAS2-3 and CAS2,3,6,7 1 If C6 = 1 Error Scrubbing.2-Step Staggered Refresh. CAS Pairs Selected. B1 B0 is not used. 1 RAS2-3 and CAS2,3,6,7			DCASC	UNFIG	UNAIN	ONG	AND NEFN	ESH BEHAVIOR	1			
1If C6 = 0 Non Error Scrubbing Selected. 2-Step Staggered Refresh.B1B0 is not Used0If C6 = 1 Error Scrubbing Selected. 2-Step Staggered Refresh.B1B0 is Not Used0If C6 = 0 Non Error Scrubbing Selected.B1B00If C6 = 0 Non Error Scrubbing Selected.B1B00If C6 = 0 Non Error Scrubbing Selected.B1B00If C6 = 0 Non Error Scrubbing Selected.B1B000RAS0 1RAS1 RAS2If C6 = 1 Error Scrubbing Selected.B101RAS2 10RAS2 RAS210RAS2 RAS210RAS2, CAS2-6 11If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.1RAS0-1 and CAS0, 1.4,5 RAS2-3 and CAS2, 3,6,7If C6 = 1 Error Scrubing Selected.B11RAS0-1 and CAS0, 1.4,5 RAS2-3 and CAS2, 3,6,7If C6 = 1 Error RAS2-3 and CAS2, 3,6,7B11B0 is not used. RAS2-3 and CAS2, 3,6,7If C6 = 1 Error RAS2-3 and CAS2, 3,6,7B11RAS0-1 and CAS0, 1.4,5 RAS2-3 and CAS2, 3,6,7If C6			RAS and		S are se	elect	ed B0 and F	R1 are not used	All BAS refresh			
Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh. 0 RAS0-1 RAS0-1, CA 0 If C6 = 0 Non Error Scrubbing Selected. 0 RAS0 0 RAS0-4 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 B0 Scrubbing Selected. 0 0 RAS0-4 All CASS Selected. 0 1 RAS1 All RAS Refresh. 0 0 RAS0-4 All CASS Selected. 0 1 RAS2 Refresh. 0 1 RAS3 1 If C6 = 0 Non Error Scrubbing Selected. 1 0 RAS2 0 1 RAS3 1 If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected. B1 B0 is not used. Scrubbing Selected. 0 RAS2-3 and CAS2,3,6,7 If C6 = 1 Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected. B1 B0 is not used. Scrubbing Selected. 0 RAS2-3 and CAS2,3,6,7 If C6 = 1 Error Scrubbing Selected. 0 RAS2-1 and CAS0,1,4,5 RAS2-3 and CAS2,3,6,7 RAS2-3 and CAS2,3,6,7 If C6 = 1 Error Scrubbing Selected. 0 RAS2-1 and CAS2,3,6,7 RAS2-3 and CAS2,3,6,7 0 RA	•					51001	ou. Do una E					
Scrubbing Selected. All CAS Selected. 2-Step Staggered Refresh. 0 RAS0-1 RAS0-1, CA 0 If C6 = 0 Non Error Scrubbing Selected. 0 RAS0 1 RAS2-3, CA 0 If C6 = 0 Non Error Scrubbing Selected. B1 B0 Scrubbing Selected. 0 0 RAS0-4 All CASS Selected. 0 1 RAS1 0 RAS2-3 0 1 RAS1 4-Step Staggered Refresh. 1 0 RAS2 0 1 RAS3 0 1 RAS3 1 If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. CAS Pairs Selected. B1 B0 is not used. Scrubbing Selected. 0 1 RAS3-7 1 If C6 = 0 Non Error Scrubbing.2-Step Staggered Refresh. CAS Pairs Selected. B1 B0 is not used. Scrubbing Selected. 0 RAS2-3 and CAS2,3,6,7 ROR SCRUBBING MODE SELECT 0 RAS2-3 and CAS2,3,6,7 If C6 = 1 Error Scrubbing Selected. 1 RAS2-3 and CAS2,3,6,7		ſ										
CAS Selected. 2-Step Staggered Refresh.0Induction RAS2-3All RAS Refresh. CAS Pairs Selected.0Induction RAS2-3, CA0If C6 = 0 Non Error Scrubbing Selected. All CASs Selected.B1B0If C6 = 1 Error Scrubbing Selected. All RAS Refresh. CAS PairsB1B00If C6 = 0 Non Error Scrubbing Selected.B1B0RAS01If C6 = 0 Non Error Refresh.10RAS2 RAS2If C6 = 1 Error Scrubbing Selected.B1B01If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.If C6 = 1 Error Scrubbing Selected.B1B0 is not used.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.If C6 = 1 Error Scrubbing Selected.B1B0 is not used.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.If RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used.If RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.If C6 = 1 Error RAS2-3 and CAS2,3,6,7If C6 = 1 Error Scrubbing Selected.If RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Scrubbing.If RAS2-3 and CAS2,3,6,7If C6 = 1 Error Scrubbing Selected.If RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Scrubbing.If C6 = 1 Error Scrubb	1											
CAS Pairs Selected.0If C6 = 0 Non Error Scrubbing Selected. All CASs Selected. 4-Step Staggered Refresh.B1B01If C6 = 0 Non Error Scrubbing Selected. 100RAS0 RAS1 1If C6 = 1 Error Scrubbing Selected. All RAS Refresh. CAS Pairs Selected.B1B01If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used. Scrubbing Selected.If C6 = 1 Error Scrubbing Selected.B1B0 is not used. Scrubbing Selected.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used. Scrubbing Selected.If C6 = 1 Error Scrubbing Selected.B1B0 is not used. Scrubbing Selected.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.B1B0 is not used. Scrubbing Selected.If C6 = 1 Error Scrubbing Selected.B1B0 is not used. Scrubbing Selected.1If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. CAS Pairs Selected.If RAS0-1 and CAS0,1,4,5 I RAS2-3 and CAS2,3,6,7If C6 = 1 Error Scrubbing Selected.If RAS0-1 and CAS0,1,4,5 I RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error Scrubbing Selected.If RAS0-1 and CAS0,1,4,5 I RAS2-3 and CAS2,3,6,7If C6 = 1 Error Scrubbing Selected.If RAS0-1 and CAS0,1,4,5 I RAS2-3 and CAS2,3,6,71If C6 = 0 Non Error ScrubbingIf C6 = 0 Non Error Scrubbing Selected.If C6 = 0 Non Error I I RAS2-3 and CAS2,3,6,71If C6 = 0 No						0			-	,		
Scrubbing Selected. 0 0 RAS0 All CASs Selected. 0 1 RAS1 4-Step Staggered 1 0 RAS2 Refresh. 1 0 RAS2 1 1 RAS3 Scrubbing Selected. 1 0 RAS2 Scrubbing Selected. 1 0 1 1 RAS3 1 1 RAS3 1 If C6 = 0 Non Error B1 Scrubbing. 2-Step 0 RAS0-1 and CAS0,1,4,5 Staggered Refresh. 0 RAS2-3 and CAS2,3,6,7 IRROR SCRUBBING MODE SELECT						1	RA52-3			'	RA52-3	and CAS2-3, CAS6-
Scrubbing Selected. 0 0 RAS0 All CASs Selected. 0 1 RAS1 4-Step Staggered 1 0 RAS2 Refresh. 1 1 RAS3 1 1 RAS3 Scrubbing Selected. 1 0 RAS2 Refresh. 1 0 RAS3 1 1 RAS3 Scrubbing Selected. 0 1 1 RAS3 Scrubbing Selected. 0 1 RAS1, CAS1-5 Selected. 1 1 RAS3 Scrubbing Selected. 1 0 RAS2, CAS2-6 Selected. 1 1 RAS3 Scrubbing Selected. 1 1 RAS3, CAS3-7 1 1 RAS0-1 and CAS0, 1,4,5 Scrubbing Selected. 0 RAS0-1 and CAS0, 1,4,5 Staggered Refresh. 1 RAS2-3 and CAS2, 3,6,7 RAS2-3 and CAS2, 3,6,7 1 RAS2-3 and CAS2, 3,6,7 IROR SCRUBBING MODE SELECT Staggered Refresh (Non Error Scrubbing) Staggered Refresh (Non Error Scrubbing) Staggered Refresh (Non Error Scrubbing)						· · · · ·						
All CASs Selected. 0 1 RAS1 4-Step Staggered 1 0 RAS2 Refresh. 1 0 RAS2 1 0 RAS2 1 1 RAS3 1 If C6 = 0 Non Error Scrubbing. 2-Step Staggered Refresh. 0 1 RAS2-3 and CAS2,36,7 IROR SCRUBBING MODE SELECT	0	[If C6 = 0) Non Ei	rror	B1	B0		If C6 = 1 Error	B1	B0	
All CASs Selected. 0 1 RAS1 4-Step Staggered 1 0 RAS2 Refresh. 1 1 RAS3 1 1 1 1 1 1 1 1 RAS3 1 1 1 1 1 RAS3, CAS3-7 1 1 1 1 1 1 RAS3, CAS3-7 1 1 1 1 1 1 1 1 1 1 RAS3, CAS3-7 1 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td>0</td> <td>0</td> <td>RAS0</td> <td>Scrubbing Selected.</td> <td>0</td> <td>0</td> <td>RAS0. CAS0-4</td>						0	0	RAS0	Scrubbing Selected.	0	0	RAS0. CAS0-4
Refresh. I <thi< th=""> I<!--</td--><td></td><td></td><td></td><td></td><td></td><td>0</td><td></td><td></td><td></td><td>0</td><td>1</td><td>RAS1, CAS1-5</td></thi<>						0				0	1	RAS1, CAS1-5
1 I			-	taggere	d	1	0	RAS2		1	0	RAS2, CAS2–6
Scrubbing. 2-Step 0 RAS0-1 and CAS0,1,4,5 Staggered Refresh. 0 RAS2-3 and CAS2,3,6,7 CAS Pairs Selected. 0 RAS2-3 and CAS2,3,6,7 RROR SCRUBBING MODE SELECT 0 RAS2-3 and CAS2,3,6,7 6 0 Staggered Refresh (Non Error Scrubbing)			nellesii.			1	1	RAS3	Selected.	1	1	RAS3, CAS3-7
Scrubbing. 2-Step 0 RAS0-1 and CAS0,1,4,5 Staggered Refresh. 0 RAS2-3 and CAS2,3,6,7 CAS Pairs Selected. 0 RAS2-3 and CAS2,3,6,7 RROR SCRUBBING MODE SELECT 0 RAS2-3 and CAS2,3,6,7 6 0 Staggered Refresh (Non Error Scrubbing)												
Staggered Refresh. CAS Pairs Selected. 0 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 All RAS Refresh. CAS Pairs Selected. 0 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RAS0-1 and CAS0, 1,4,5 RAS2-3 and CAS2,3,6,7 1 Image: Root selected. 1 RA	1					B1	B0 is	not used.		B1		B0 is not used.
CAS Pairs Selected. I HAS2-3 and CAS2,3,6,7 CAS Pairs Selected. I				-		0	RAS0-1 ar	nd CAS0,1,4,5	-	0	RAS0-1	and CAS0,1,4,5
IROR SCRUBBING MODE SELECT 6 0 Staggered Refresh (Non Error Scrubbing)						1	RAS2-3 ar	nd CAS2,3,6,7		1	RAS2-3	and CAS2,3,6,7
6 Staggered Refresh (Non Error Scrubbing)		[UAS Fail	s Selec	ieu.				CAS Fails Selected.			
6 Staggered Refresh (Non Error Scrubbing)												
Staggered Refresh (Non Error Scrubbing)	ROF	RSC	RUBBIN	G MOD	E SELE	ЕСТ						
Error Scrubbing (No CAS-before-RAS and No Staggered Refresh)												
	1	Erro	r Scrubbi	ng (No (CAS-be	fore	-RAS and No	o Staggered Ref	resh)			

	RESS HOLD TI	ELECTION (Co	
			IAH
C7 0	10 ns		
1	15 ns		
PAGMISS	INPUT OR OUT	PUT SELECT	
C8			
0	Input		
1	Output		
CAS PRE		IG BURST	
C9	Read Cycle	Write Cycle	
0 1	1⁄2T 1T	1T 2T	
	I MODE SELECI		
C10			
0	RAS Only Refr	esh	
1	CAS-before-R		
FINE TUN	E REFRESH CY	CLE	
C11			
0	15 μs		
1	120 μs		
	ADDRESS COU	NTER CONTR	OL SELECT
B0		- Edge	
0 1	DTACK Falling DTACK Rising		
-	NORMAL MOD	-	
B1			
0	Page Mode		
1	Normal Mode		
ADDRESS	LATCH MODE		
ECAS 0			
0	Latch Mode	lada	
	Fall Through N		
	EQUEST SELEC	I (DSTARU) IN	
ECAS1 0	Active Low		
1	Active High		
CAS AND	DTACK CLOCK	EDGE SELEC	
ECAS2			
0	Rising Edge		
1	Falling Edge		
RESERVE	D	1	
ECAS3			
0 1			
1	I		

5.0 Accessing Modes


The DP8440/41 are synchronous machines. They allow the user to access the DRAM in three different ways, Page, Burst and Normal mode. Every one of these accesses starts in the same way, this datasheet calls it an Opening Access.

5.1 OPENING ACCESS

Every access starts with ADS and CS asserting. ADS, CS and the address inputs must meet setup timings with respect to the next rising edge of CLK. The DP8440/41 places the row address on the Q outputs and \overline{RAS} asserts from the rising edge of CLK that ADS is set up to. The DP8440/41 guarantees the programmed Row Address Hold Time, $t_{\mbox{\scriptsize RAH}}$, before switching the internal multiplexer to place the column address on the Q outputs. After the column address is valid on the Q outputs, the controller asserts $\overline{\text{CAS}}.$ The DRAM controller always guarantees t_{ASC} of 0 ns. DTACK asserts after RAS according to the programming selection (R2-3). If the user programs Latch Mode, through programming bit ECASO, the DRAM controller latches the column address on the rising edge of ADS (Normal or Page Mode). If not, the controller keeps the latches in a fall through mode.

5.2 NORMAL MODE

When the controller is programmed in Normal Mode (B1 = 1), \overline{RAS} asserts only for the programmed number of clocks selected by R0-1, \overline{RAS} Low Time, and automatically negates from a rising clock edge. To finish the access, \overline{CAS} negates from the same clock edge at which \overline{DTACK} negates. After \overline{RAS} negates, the DP8440/41 will guarantee the programmed number of positive edges of clock for \overline{RAS} precharge. \overline{RAS} will not assert for another access until precharge is met. *Figure* 7 shows an opening access (Normal Mode) followed by a delayed access due to precharge (accessing the same bank). The second access is delayed by one clock period to meet precharge time requirements.





5.0 Accessing Modes (Continued)

5.3 PAGE MODE ACCESS

When the DP8440/41 is programmed for Page Accesses, every access after the opening access needs a new address and a new \overline{ADS} . During Page Mode the DRAM controller keeps \overline{RAS} asserted until there is a page miss detected. When a new access is requested, \overline{CAS} asserts from the rising CLK edge that \overline{ADS} is set up to for reads, and is delayed 1 clock for writes. \overline{DTACK} asserts according to the programming selection in bits R6–7. At the end of a page access only \overline{CAS} and \overline{DTACK} negate and they negate on the same clock edge.

During page accesses only \overline{CAS} and \overline{DTACK} toggle until there is a page miss. When a page miss is detected, the DP8440/41 will negate \overline{RAS} and meet the programmed precharge time. CPUs with page comparators can program the DRAM controller's page comparator as an input. When this input asserts, it indicates that a page change has occurred, \overline{RAS} will negate and the controller will meet the precharge time. *Figure 8* shows an opening access followed by two page accesses. The first page accesss is a "page hit," the second access is out of page.






5.0 Accessing Modes (Continued)


5.4 BURST ACCESS

The DP8440/41 can also perform burst accesses to several locations in different wrap around sizes. The user requests burst accesses by asserting the input BSTARQ. BSTARQ must be negated before the last DTACK. This input can be programmed to be active high or active low. The number of burst locations can be programmable to be modulo 2, 4, 8, or 16. If the beginning of the sequence does not start with 0, 00, 000 or 0000, the controller will wrap around. The user may choose not to wrap by asserting the input NoWRAP, in this case the controller will increment the column address linearly. A NoWRAP burst access cannot cross a page boundary unless the port is programmed in Page Mode,

in which case a Page Miss occurs and the burst access terminates. Burst accesses can be requested at any time. The user can do burst accesses while in Page Mode (see Inner Page Burst), or in Normal Mode. The column address is incremented by DTACK transitions as programmed by B0. Thus, if DTACK is programmed as 0 T, the column address will not be incremented and the CPU must provide the addresses to burst. CAS and DTACK can be programmed to toggle from either clock edge. The CAS precharge time is programmable to 1 or $\frac{1}{2}$ clocks during read accesses and 1 or 2 clocks during write accesses ($\frac{1}{2}T = 10$ ns minimum of CAS precharge).



17




5.0 Accessing Modes (Continued)

5.5 INNER PAGE BURST ACCESS

If the user plans to burst within page access, the DP8440/41 must be programmed in Latch Mode. In this case, the DRAM latches the column address on the rising edge of \overline{ADS} . When the controller detects BSTARQ asserted, \overline{DTACK} transitions will increment the column address in modulo 2, 4, 8, or 16 with wrap around at the boundaries for

as long as BSTARQ is asserted. If the user asserts the input NoWRAP, the controller increments the address sequentially. After an InnerPage Burst, \overrightarrow{RAS} will stay asserted until there is a page miss detected. *Figure 13* shows an opening access followed by a page access, two burst accesses and a new access in a different page (page miss).




6.0 Refresh Modes

The DP8440/41 support auto-internal refresh, and externally control refresh. The DP8440/41 arbitrates between refreshes and accesses and guarantees precharge timings after every access and refresh. The DRAM controller will never interrupt an access in progress to do a refresh, nor will it interrupt a refresh in progress when an access is requested. After every refresh the DRAM controller will guarantee the programmed precharge time before RAS can assert for a new access or for a second refresh. The refresh period can be programmed for 15 μ s or for 120 μ s.

6.1 AUTO-INTERNAL REFRESH

This refresh scheme is completely transparent to the CPU. The DP8440/41 will refresh the DRAM every 15 μs or 120 μs , depending on the programming selection. When the refresh counter expires (every 15 μs or 120 μs) the RFRQ output asserts. On the next rising edge of clock RFIP asserts and, one clock period later, RASs assert. RFIP negates on the same clock edge that RASs negate. If the user is doing long page or burst accesses, the DP8440/41 will keep track of up to 6 missed refreshes. At the end of the access the DRAM controller will burst refresh the locations missed during the access.




6.0 Refresh Modes (Continued)

6.2 EXTERNALLY CONTROLLED REFRESH

The user can perform externally controlled refreshes by asserting the DISRFSH and RFSH input signals. When these inputs assert, the DP8440/41 will perform a refresh as soon as possible. If the user keeps RFSH asserted with DISRFSH already asserted, the DRAM controller will burst refresh the

memory for as long as the inputs are valid. The controller will guarantee the RAS low and RAS precharge times for every refresh. The user can choose to monitor the output RFRQ to externally request a refresh. When RFRQ asserts, it indicates that the refresh counter has expired.




6.0 Refresh Modes (Continued)

6.3 ERROR SCRUBBING DURING REFRESH

The DP8440/41 supports error scrubbing during all $\overline{\text{RAS}}$ DRAM refreshes. Error scrubbing during refresh is selected through bits C4–C6 with bit C6 set during programming. Error scrubbing can not be used with staggered refresh. Error assert during the all RAS refresh as shown in *Figure 16*. This allows data to be read from the DRAM array and passed through an Error Detection And Correction Chip, EDAC. If the EDAC determines that the data contains a single bit error and corrects that error, the refresh cycle can be extended with the input extend refresh, EXTNDRF, and a

read-modify-write operation can be performed by asserting WE. It is the responsibility of the designer to ensure that WE is negated. The DP8440 has a 26-bit internal refresh address counter that contains the 12 row, 12 column and 2 bank addresses. The DP8441 has a 28-bit internal refresh address counter that contains the 13 row, 13 column and 2 bank addresses. These counters are configured as bank, column, row with the row address as the least significant bits. The bank counter bits are then used with the programming selection to determine which \overline{CAS} or group of \overline{CASs} will assert during a refresh.




6.0 Refresh Modes (Continued)

6.4 EXTENDING REFRESH


The programmed number of periods of CLK that refresh $\overline{\text{RASs}}$ are asserted can be extended by one or multiple periods of CLK. Only the all $\overline{\text{RAS}}$ (with or without error scrubbing) type of refresh can be extended. To extend a refresh cycle, the input extend refresh, EXTNDRF, must be asserted before the positive edge of CLK that would have negated

all the $\overline{\text{RAS}}$ outputs during the re fresh cycle and after the positive edge of CLK which starts all $\overline{\text{RAS}}$ outputs during the refresh as shown in *Figure 17*. This will extend the refresh to the next positive edge of CLK and EXTNDRF will be sampled again. The refresh cycle will continue until EXTNDRF is sampled low on a positive edge of CLK.



6.0 Refresh Modes (Continued) 6.5 REFRESH TYPES

The DP8440/41 support RAS Only refresh and CAS-before-RAS refresh. RAS only refresh can be programmed to be staggered or non-staggered. Staggered refresh reduces peak current requirements and system noise. The DP8440/41 have a large enough refresh address counter for error scrubbing during refresh. If error scrubbing is desired, the user must select the All RAS refresh option.





7.0 Wait Support

The DP8440/41 provide full wait support for all types of accesses. Through the DTACK output, the user can insert wait states to provide the necessary time for completing a memory access. The user needs to program how DTACK will assert during Opening, Page or Burst accesses. The user can program DTACK to assert from the rising edge of clock or from the falling edge of clock.

7.1 OPENING ACCESS

Figures 20 and 21 show $\overline{\text{DTACK}}$ during opening accesses. $\overline{\text{DTACK}}$ asserts for only one clock cycle. $\overline{\text{CAS}}$ negates from the same clock edge $\overline{\text{DTACK}}$ negates. When programmed in Normal Mode, $\overline{\text{RAS}}$ will negate after the programmed $\overline{\text{RAS}}$ low time. When programmed in Page Mode, $\overline{\text{RAS}}$ will stay asserted until there is a page miss.





7.0 Wait Support (Continued)


7.3 BURST ACCESSES

During burst accesses, DTACK will assert from the clock edge chosen through programming bit ECAS2. CAS automatically negates and the controller guarantees the minimum CAS precharge time according to programming bit C9. CAS and DTACK can be programmed to assert from either clock edge.

During burst accesses, the input BSTARQ must be asserted for $\overline{\text{CAS}}$ to toggle. Figure 23 shows how $\overline{\text{DTACK}}$ asserts

during burst accesses, following an opening access with one wait state. In *Figure 23a*, when the number of wait states in a burst is programmed to zero, DTACK remains asserted throughout the burst. The address is not incremented by the DRAM controller. It is the responsibility of the user to provide incrementing addresses.


For the controller to increment the column address $\overline{\text{DTACK}}$ must toggle.



7.0 Wait Support (Continued)

7.4 NADTACK

During any accesses, this output asserts one clock period before DTACK asserts, except when DTACK is programmed for 1T in normal accesses or 0T during page or burst accesses. The user can use this output to request the next address in a sort of pipelining fashion. This output can also be used to generate a more accurate $\overrightarrow{\text{DTACK}}$ for special applications. The next figures show how $\overrightarrow{\text{NADTACK}}$ asserts in different cases.



8.0 Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Temperature Under Bias 0°C to + 70°C

Temperature Under Bias	0°C to +70°C
Storage Temperature	-65°C to +150°C
All Input and Output Voltage	
with Respect to GND	-0.5V to +7V
ESD Rating	2000V

Recommended Operating Conditions

Supply Voltage, V_{CC} Operating Free Air Temperature 4.75V to 5.25V 0°C to +70°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{IH}	Logical 1 Input Voltage	Tested with a Limited Functional Pattern	2.00		V_{CC} + 0.5	V
V _{IL}	Logical 0 Input Voltage	Tested with a Limited Functional Pattern	-0.5		0.8	V
V _{OH1}	Q and WE Outputs	$I_{OH} = -10 \text{ mA}$	V _{CC} - 1.0			V
V _{OL1}	Q and $\overline{\text{WE}}$ Outputs	I _{OL} = 10 mA			0.5	V
V _{OH2}	All Outputs Except Qs, WE	$I_{OH} = -5 \text{ mA}$	V _{CC} - 1.0			V
V _{OL2}	All Outputs Except Qs, WE	$I_{OL} = 5 \text{ mA}$			0.5	V
I _{IN}	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } GND$	-10		10	μΑ
I _{CC2}	Supply Current	CLK at 40 MHz (I/Os Active)			260	mA
CIN	Input Capacitance	f _{IN} at 1 MHz		5	10	pF

10.0 Load Capacitance

Q0-11	$C_L = 50 \text{ pF}$
WE	$C_L = 50 \text{ pF}$
RAS0-3	$C_L = 50 \text{ pF}$
CAS0-3	$C_L = 50 \text{ pF} (DP8440)$
CAS0-7	$C_L = 50 \text{ pF} (DP8441)$
Other outputs	$C_L = 50 \text{ pF}$

Adder Table for Higher Capacitive Loads

Output	ns/10 pF	Linear up to Maximum Load
Q0-11	0.350	360 pF max
WE	0.548	500 pF max
RAS0-3	0.282	125 pF max
CAS0-3	0.282	125 pF max (DP8440)
CAS0-7	0.334	67 pF max (DP8441)

11.0 AC Timing Parameters

Two speed selections are given, the DP8440/41-40 and the DP8440/41-25. The differences between the two parts are the maximum operating frequencies of the input CLKs and the maximum delay specifications. Low frequency applications may use the "-40" part to gain improved timing. The AC timing parameters are grouped into sectional num-

bers as shown below. These numbers also refer to the timing diagrams.


- 1–6 Clock Parameters
- 50-53 TRI-STATE Parameters
- 100–109 Refresh Parameters
- 200-203 Programming Parameters
- 300-325 Common Parameters
- 400-423 Fast access parameters used in burst and Page Mode accesses

#	Symbol	Description		0/41-40 Devices		0/41-25 Devices
			Min	Max	Min	Мах
	ARAMETER					
1	t _{CLKP}	Clock Period	25		40	
2, 3	^t WCLK	Clock Pulse Width	10		15	
4	t _{DCLKP}	DELCLK Period	25		25	
5, 6	twdclk	DELCLK Pulse Width	10		10	
RI-STA	TE PARAMETER					
50	t _{PZL}	TRI-STATE to Low Voltage Level		20		25
51	t _{PZH}	TRI-STATE to High Voltage Level		20		25
52	t _{PLZ}	Low Voltage Level to TRI-STATE		25		30
53	t _{PHZ}	High Voltage Level to TRI-STATE		25		30
REFRES	H PARAMETER					
100	t _{SRFCK}	RFSH Asserted Set up to CLK High	6		8	
101	t _{HRFCK}	RFSH Asserted Hold Time	3		4	
102	^t SDRFCK	DISRFSH Asserted Setup to CLK High	6		8	
103	t _{HDRFCK}	DISRFSH Asserted Hold Time	3		4	
104	t _{PCKRFL}	CLK High to RFIP Asserted		17		20
105	^t PCKRFH	CLK High to RFIP Negated		34		36
106	t _{PCKRQL}	CLK High to RFRQ Asserted		13		15
107	t _{PCKRQH}	CLK High to RFRQ Negated		12		14
108	t _{PCKRFRASL}	CLK High to RAS Asserted During Refresh		23		25
109	^t PCKRFRASH	CLK High to RAS Negated During Refresh		19		21
ROGRA	MMING PARAME	TER				
200	t _{WML}	ML Pulse Width	15		15	
201	t _{SPBML}	Programming Bits Setup to $\overline{\text{ML}}$ High	18		18	
202	t _{HPBML}	Programming Bits Hold Time	6		6	
203	t _{PMLRFL}	ML High to RFIP Asserted		18		18


#	Symbol	Description		0/41-40 Devices		0/41-25 Devices
			Min	Мах	Min	Max
сомм		rer				
300	t _{SADSCK}	ADS Asserted Setup to CLK High	10		12	
301	tSCSCK	CS Asserted Setup to CLK High	10		12	
302a	t _{SADDCK}	Row, Column and Bank Address Valid Setup to CLK High	0		0	
302b	t _{SADDCKP}	Row and Bank Address Setup to CLK High in Page Mode Access	18		18	
303	tSCSADS	CS Asserted Setup to ADS Negated	6		7	
304	t _{WADS}	ADS Pulse Width (Asserted)	6		6	
305	t _{PCKRASL}	CLK High to RAS Asserted		17		19
306	t _{PCKRASH}	CLK High to RAS Negated		18		20
307a	t _{PRASCAS0}	\overline{RAS} Asserted to \overline{CAS} Asserted (t _{RAH} = 10 ns)	20		20	
307b	t _{PRASCAS1}	\overline{RAS} Asserted to \overline{CAS} Asserted (t _{RAH} = 15 ns)	25		25	
308a	t _{PCKCAS0}	CLK High to Delay \overline{CAS} Asserted (t _{RAH} = 10 ns)		60		60
308b	t _{PCKCAS1}	CLK High to Delay \overline{CAS} Asserted (t _{RAH} = 15 ns)		65		65
309a	t _{RAH0}	Row Address Hold Time (t _{RAH} = 10 ns)	10		10	
309b	t _{RAH1}	Row Address Hold Time (t _{RAH} = 15 ns)	15		15	
310a	t _{PCKCV0}	CLK High to Column Address Valid (t _{RAH} = 10 ns)		52		52
310b	t _{PCKCV1}	CLK High to Column Address Valid (t _{RAH} = 15 ns)		57		57
311	t _{ASC}	Column Address Setup Time (t _{ASC} = 0 ns)	0		0	
312	t _{PECSCASL}	ECAS Asserted to CAS Asserted		14		16
313	t PECSCASH	ECAS Negated to CAS Negated		14		16
314	t _{PAQ}	Row, Column and Bank Address to Q Valid		17		18
315	tPWINWE	WIN to WE Out		14		16
316	t _{PCKDTL}	CLK High to DATCK Asserted		15		17
317	tрскотн	CLK High to DTACK Negated		15		17
318	t _{PCKLDTL}	CLK Low to DATCK Asserted		16		18
319	t _{PCKLDTH}	CLK Low to DTACK Negated		16		18
320	t _{PCKNADL}	CLK High to NADTACK Asserted		15		17
321	t _{PCKNADH}	CLK High to NADTACK Negated		15		17
322	t _{PCKLNADL}	CLK Low to NADTACK Asserted		15		17
323	t _{PCKLNADH}	CLK Low to NADTACK Negated		15		17
324a	t _{PRASCV0}	RAS Asserted to Column Address Valid (t _{RAH} = 10 ns)		38		38
324b	t _{PRASCV1}	$\overline{\text{RAS}}$ Asserted to Column Address Valid (t _{RAH} = 15 ns)		43		43
	t _{HCSCK}	CS Asserted Hold from CLK High	3		4	


#	Symbol	Description		0/41-40 Devices		0/41-25 Devices
			Min	Max	Min	Max
FAST	ACCESS PA	RAMETER				
400	t PCKCASL	CLK High to CAS Asserted		15.5		16
401	t _{PCKCASH}	CLK High to CAS Negated		17.5		18
402	t PCKLCASL	CLK Low to CAS Asserted		18.5		19
403	t PCKLCASH	CLK Low to CAS Negated		18.5		19
404	t _{WCASPC}	$\overline{\text{CAS}}$ Precharge when Programmed as $1/_2\text{T}$ during Burst	10		10	
405	t _{PCKCASB}	CLK to $\overline{\text{CAS}}$ Asserted when Programmed as $1/_{\!\!2}T$ during Burst	17	35	17	36
406	t _{РСКСVВ}	CLK to Column Address Valid when $B0 = 1$ during Programming		27		27
407	t_{PCKCVLB}	CLK to Column Address Valid when $B0 = 0$ during Programming		32		32
408	tрскрмн	CLK to PAGMISS Asserted During Burst and NoWRAP		14		14
409	t _{SBARCK}	BSTARQ Asserted Setup to CLK	10		10	
410	t _{HBARNCK}	BSTARQ Asserted Hold from CLK (CLK following DTACK Negation)	16		17	
411	t SNWCK	NoWRAP Asserted Setup to CLK (NADTACK)	5		6	
412	t _{HNWCK}	NoWRAP Asserted Hold from CLK (DTACK)	5		6	
413	t _{SNLADS}	NoLATCH Asserted Setup to ADS	5		6	
414	t _{HNLCK}	NoLATCH Asserted Hold from CLK	5		6	
415	t _{SPMCK}	PAGMISS Input Asserted Setup to CLK	16		16	
416	t _{НРМСК}	PAGMISS Input Asserted Hold from CLK	5		6	
417	t _{PADDPMH}	Row and Bank Address Valid to PAGMISS Asserted		13		13
418	t PCKPML	CLK High to PAGMISS Negated		17		17
419	t _{SWICLK}	WAITIN Asserted Setup to CLK (NADTACK)	5		6	
420	t _{HWICLK}	WAITIN Asserted Hold from CLK (NADTACK)	5		6	
421	t _{SADSCKP}	ADS Setup to CLK in Page Mode	22		22	
422	t _{PADSPMH}	ADS to PAGMISS High in Page Mode		16		16
423	t _{HADSCKP}	ADS Hold from CLK before Assertion in Page Mode	4		4	
424	t _{SCSKP}	CS Setup to CLK in Page Mode	22		22	


12.0 AC Timing Waveforms: DP8440/41




Number	DP8440/41-40		DP844	0/41-25
Number	Min	Мах	Min	Max
1	25		40	
2	10		15	
3	10		15	
4	25		25	
5	10		10	
6	10		10	









15.5

17.5

18.5

18.5

310b

307a

307b

308a






FIGURE 29b. Normal Mode Access Timing—DP8440/41-25


Number	DP8440/41-25		
Number	Min	Max	
300	12		
301	12		
302a	0		
303	7		
304	6		
305		19	
306		19	
307a	20		
307b	25		
308a		60	


Number	DP8440/41-25		
Number	Min	Max	
308b		65	
309a	10		
309b	15		
310a		52	
310b		57	
311	0		
312		16	
313		16	
314		18	
315		16	

Number	DP8440/41-25		
Number	Min	Мах	
316		17	
317		17	
318		18	
319		18	
320		17	
325	4		
400		16	
401		18	
402		19	
403		19	










13.0 Errata for DP8440/41

ERRATUM #1

While programmed in Normal Mode, the RAS signals may negate 1/2 clock before the CAS signals for the last burst access. This can be a problem for write accesses, in which the $\overline{\text{RAS}}$ hold time may not be met for some DRAM arrays.

Recommended Fix

The RAS assertion time can be extended 1/2 clock by holding off the negation of the BSTARQ signal (Burst Access Request) until after the falling edge of the last DTACK. If this approach is taken, then BSTARQ must then be negated before the clock edge which negates the last DTACK to guarantee no other accesses take place.




ERRATUM #2


The NoWrap signal and EXTNDRF signal are multiplexed on the same pin. NoWrap is asserted when doing sequential burst acceses that don't wrap around. EXTNDRF (Extend Refresh) is used to extend a refresh while it is occurring.

A problem arises when a NoWrap burst access occurs slightly before or during a refresh cycle. The DP8440/41 goes into a refresh cycle, however, because the NoWrap/ EXTNDRF signal is asserted, the refresh cycle may last indefinitely and the access will never complete.

Recommended Fix

The designer must be reminded that NoWrap/EXTNDRF are multiplexed and if NoWrap acceses are used in the design, it is recommended that the NoWrap be gated with the RFIP signal as outlined below.







The NoWrap signal and BSTARQ (Burst Request) signal should not be asserted on the same clock edge. This is only a problem when doing NoWrap burst accesses.

Recommended Fix

The NoWrap signal should be asserted from ONE clock after the BSTARQ signal is asserted. This will have no effect on the operation of the burst access and will prevent any problems from occurring.

ERRATUM #4

When using external refreshes, the start of an access may be delayed slightly if the access occurs near the assertion of the RFRQ (Refresh Request) signal.

Recommended Fix

There is no guarantee the access will begin immediately after the assertion of ADS, therefore, the internal timing sig-


13.0 Errata for DP8440/41 (Continued) ERRATUM #5

ERRAIUM #5

When operating in Page Mode, an access cannot start on the clock edge immediately following the negation of DTACK. If back-to-back accesses are done in this way, the CAS signals will remain low during a refresh as shown in the timing diagram.

Recommended Fix

There should be at least one idle clock between the negation of $\overrightarrow{\text{DTACK}}$ and the start of a new access.




ERRATUM #6

When starting a page access, there is a hold time from the rising edge of the clock when $\overline{\text{ADS}}$ cannot assert. This hold time (parameter 423 in the datasheet) is 4 ns and only applies when operating in Page Mode.

Recommended Fix

 $\overline{\text{ADS}}$ assertion should be delayed at least 4 ns from the rising edge of the clock when in Page Mode operation.




13.0 Errata for DP8440/41 (Continued)


ERRATUM #7

Both CS and ADS are sampled asynchronously to the clock, consequently there should be no overlap in their assertion unless an access is being attempted.


Recommended Fix

Avoid asserting $\overline{\text{CS}}$ and $\overline{\text{ADS}}$ simultaneously unless attempting a DRAM access.









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.