


DM93S62 9-Input Parity Checker/Generator

General Description


The DM93S62 is a very high speed 9-input parity checker/ generator for use in error detection and error correction applications. The DM93S62 provides odd and even parity for up to nine data bits. The even parity output (PE) is HIGH if an even number of inputs are HIGH and \overline{E} is LOW. The odd parity output (PO) will be HIGH if an odd number of inputs are HIGH and \overline{E} is LOW. A HIGH level on the Enable (\overline{E}) input forces both outputs LOW.

Connection Diagram



Order Number DM93S62N NS Package Number N14A

Logic Symbol



Pin Name	Description
10-18	Data Inputs
Ē	Output Enable (Active Low)
PO	Odd Parity Output
PE	Even Parity Output

TL/F/9809-1

Truth Table (E = LOW)

Number of Inputs	Outputs				
I0-I8 that are HIGH	PO	PE			
1, 3, 5, 7, 9	Н	L			
0, 2, 4, 6, 8	L	Н			

H = HIGH Voltage Level

L = LOW Voltage Level

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM93S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Units			
Cymbo.	, arameter	Min	Nom	Max		
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	High Level Input Voltage	2			V	
V _{IL}	Low Level Input Voltage			0.8	V	
Іон	High Level Output Current			-1	mA	
I _{OL}	Low Level Output Current			20	mA	
T _A	Free Air Operating Temperature	0		70	°C	

Electrical Characteristics Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.2	٧	
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max$	2.7	3.4		V	
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min$		0.35	0.5	٧	
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$			1	mA	
lıн	High Level Input Current	$V_{CC} = Max, V_I = 2.7V$			50	μΑ	
l _{IL}	Low Level Input Current	V _{CC} = Max, V _I = 0.5V, I0-I8			-1.6	mA	
		V _{CC} = Max, V _I = 0.5V, E Only			-3.2	шА	
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	-40		-100	mA	
Icc	Supply Current	V _{CC} = Max			65	mA	

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics

 $V_{CC} = +5.0V$, $T_A = +25^{\circ}C$ (See Section 1 for waveforms and load configurations)

Symbol	Parameter	C _L =	Units		
	raiameter	Min	Max	Cilles	
t _{PLH} t _{PHL}	Propagation Delay 10-17 to PE		26 22	ns	
t _{PLH} t _{PHL}	Propagation Delay 18 to PE		12 9.0	ns	
^t РLН t _{РНL}	Propagation Delay I0-I7 to PO		26 26	ns	
^t PLH t _{PHL}	Propagation Delay 18 to PO		13 13	ns	
[†] PLH † _{PHL}	Propagation Delay E to PE		7.0 7.0	ns	
^t PLH t _{PHL}	Propagation Delay E to PO		7.0 7.0	ns	

Functional Description

The DM93S62 is a very high speed 9-input parity checker or generator. It is intended primarily for error detection in systems which transmit data in 8-bit bytes, but it can be expanded to any number of data inputs. Both even and odd parity outputs are available to allow maximum flexibility for both parity generation and parity checking. When the device is enabled ($\overline{\mathbb{E}}=\text{LOW}$), the Even Parity output (PE) is HIGH when an even number of inputs is HIGH, and the Odd Parity output (PO) is HIGH when an odd number of inputs is HIGH. The active LOW Enable ($\overline{\mathbb{E}}$) controls the state of both outputs; when the Enable ($\overline{\mathbb{E}}$) is HIGH, both outputs will be LOW. The Enable may be used to strobe the outputs at very high speeds to synchronize or inhibit the parity data.

The DM93S62 has been designed with two sections using Exclusive-NOR comparison techniques. Eight data inputs

I0–I7 represent one section which will generate a parity bit in 16 ns to 20 ns. The ninth input (I8) bypasses three levels of logic and switches the outputs in 6.0 ns to 9.0 ns. This feature may be used to compensate for delayed arrival of the parity bit, allowing faster system cycle times (Figure a). The fast I8 input is also useful when more than nine bits are to be checked. The output of one DM93S62 drives the I8 input of a second DM93S62, providing a 17-bit parity check in 29 ns (typ).

When some inputs of the DM93S62 are not used, such as for words of less than nine bits or when using parallel expansion techniques, there is an optimum delay scheme for termination of the unused inputs (see Table II). In essence, if one of the inputs of any Exclusive-NOR stays HIGH, the delay from the other input to the output is minimized.

TABLE II. Termination Recommendations for Less than Nine Bits

Number of Data Inputs	10	l1	12	13	14	15	16	17	18
3	D0	L	D1	L	D2	L	L	L	L
4	D0	L	D1	L	D2	L	D3	L	L
5	D0	L	D1	L	D2	L	D3	L	D4
6	D0	D1	D2	D3	D4	L	D5	L	L
7	D0	D1	D2	D3	D4	L	D5	L	D6
8	D0	D1	D2	D3	D4	D5	D6	D7	L




FIGURE a. Fast Input I8 allows Higher System Speed

