

# National Semiconductor

# DM74S570 (512 x 4) 2048-Bit TTL PROM

## **General Description**


This Schottky memory is organized in the popular 512 words by 4 bits configuration. A memory enable input is provided to control the output states. When the device is enabled, the outputs represent the contents of the selected word. When disabled, the 4 outputs go to the "OFF" or high impedance state.

PROMs are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions.


#### Features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed Address access down to—45 ns max Enable access—25 ns max Enable recovery—25 ns max
- PNP inputs for reduced input loading
- All DC and AC parameters guaranteed over temperature
- Low voltage TRI-SAFE™ programming
- Open-collector outputs

### **Block Diagram**



| Pi    | Pin Names    |  |  |  |  |
|-------|--------------|--|--|--|--|
| A0-A8 | Addresses    |  |  |  |  |
| ច     | Enable       |  |  |  |  |
| GND   | Ground       |  |  |  |  |
| Q0-Q3 | Outputs      |  |  |  |  |
| V~    | Power Supply |  |  |  |  |



DM74S570

# **Ordering Information**

| Parameter/Order Number | Max Access Time (ns) |  |  |  |  |
|------------------------|----------------------|--|--|--|--|
| DM74S570AN             | 45                   |  |  |  |  |
| DM74S570N              | 55                   |  |  |  |  |
| DM74S570AJ             | 45                   |  |  |  |  |
| DM74S570J              | 55                   |  |  |  |  |
| DM74S570AV             | 45                   |  |  |  |  |
| DM74S570V              | 55                   |  |  |  |  |

#### Commercial Temp Range ( $0^{\circ}$ C to + 70 $^{\circ}$ C)

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

| Supply Voltage (Note 2)            | -0.5V to +7.0V  |
|------------------------------------|-----------------|
| Input Voltage (Note 2)             | -1.2V to +5.5V  |
| Output Voltage (Note 2)            | -0.5V to +5.5V  |
| Storage Temperature                | -65°C to +150°C |
| Lead Temp. (Soldering, 10 seconds) | 300°C           |

ESD to be determined

Note 1: Absolute Maximum Ratings are those values beyond which the device may be permanently damaged. They do not mean that the device may be operated at these values.

Note 2: These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

## **Operating Conditions**

|   | Min  | Max  | Units |
|---|------|------|-------|
| Supply Voltage (V <sub>CC</sub> )<br>Commercial     | 4.75 | 5.25 | v     |
| Ambient Temperature (T <sub>A</sub> )<br>Commercial | 0    | + 70 | °C    |
| Logical "0" Input Voltage                           | 0    | 0.8  | v     |
| Logical "1" Input Voltage                           | 2.0  | 5.5  | v     |

| Symbol  | Parameter                      | Conditions   | DM74S570 |      |        | Units |
|---|--------------------------------|--|----------|------|--------|-------|
|   |                                |  | Min      | Тур  | yp Max |       |
| 1 <sub>IL</sub>   | Input Load Current             | $V_{CC} = Max, V_{IN} = 0.45V$   |          | -80  | -250   | μΑ    |
| l <sub>IH</sub>   | Input Leakage Current          | $V_{CC} = Max, V_{IN} = 2.7V$  |          |      | 25     | μΑ    |
|   |                                | $V_{CC} = Max, V_{IN} = 5.5V$  |          |      | 1.0    | mA    |
| VOL   | Low Level Output Voltage       | $V_{CC} = Min, I_{OL} = 16 mA$   |          | 0.35 | 0.45   | V     |
| VIL   | Low Level Input Voltage        |  |          |      | 0.80   | V     |
| VIH   | High Level Input Voltage       |  | 2.0      |      |        | v     |
| I <sub>OZ</sub> Output Leakage Current<br>(Open-Collector Only) | $V_{CC} = Max, V_{CEX} = 2.4V$ |  |          | 50   | μA     |       |
|   | $V_{CC} = Max, V_{CEX} = 5.5V$ |  |          | 100  | μA     |       |
| Vc  | Input Clamp Voltage            | $V_{CC} = Min, I_{IN} = -18 \text{ mA}$                                  |          | -0.8 | - 1.2  | v     |
| CI  | Input Capacitance              | $V_{CC} = 5.0V, V_{IN} = 2.0V$<br>T <sub>A</sub> = 25°C, 1 MHz           |          | 4.0  |        | pF    |
| Co  | Output Capacitance             | $V_{CC} = 5.0V, V_O = 2.0V$<br>T <sub>A</sub> = 25°C, 1 MHz, Outputs Off |          | 6.0  |        | pF    |
| lcc   | Power Supply Current           | V <sub>CC</sub> = Max, Input Grounded<br>All Outputs Open                |          | 90   | 130    | mA    |

### DC Electrical Characteristics (Note 1)

Note 1: These limits apply over the entire operating range unless otherwise noted. All typical values are for V<sub>CC</sub> = 5.0V and T<sub>A</sub> = 25°C.

#### AC Electrical Characteristics with Standard Load and Operating Conditions

COMMERCIAL TEMP RANGE (0°C to +70°C)

| Symbol JEDEC Symbol | Parameter  | DM74S570             |     | DM74S570A |     |     | Units |       |    |
|---------------------|------------|----------------------|-----|-----------|-----|-----|-------|-------|----|
|                     | Falanietei | Min                  | Тур | Max       | Min | Тур | Max   | Units |    |
| TAA                 | TAVQV      | Address Access Time  |     | 40        | 55  |     | 30    | 45    | ns |
| TEA                 | TEVQV      | Enable Access Time   |     | 20        | 30  |     | 15    | 25    | ns |
| TER                 | TEXQX      | Enable Recovery Time |     | 20        | 30  |     | 15    | 25    | ns |
| TZX                 | TEVQX      | Output Enable Time   |     | 20        | 30  |     | 15    | 25    | ns |
| TXZ                 | TEXQZ      | Output Disable Time  |     | 20        | 30  |     | 15    | 25    | ns |

#### Functional Description TESTABILITY

The Schottky PROM die includes extra rows and columns of fusable links for testing the programmability of each chip. These test fuses are placed at the worst-case chip locations to provide the highest possible confidence in the programming tests in the final product. A ROM pattern is also permanently fixed in the additional circuitry and coded to provide a parity check of input address levels. These and other test circuits are used to test for correct operation of the row and column-select circuits are available at both wafer and assembled device levels to allow 100% functional and parametric testing at every stage of the test flow.

#### RELIABILITY

As with all National products, the Ti-W PROMs are subjected to an on-going reliability evaluation by the Reliability Assurance Department. These evaluations employ accelerated life tests, including dynamic high-temperature operating life, temperature-humidity life, temperature cycling, and thermal shock. To date, nearly 7.4 million Schottky Ti-W PROM device hours have been logged, with samples in Epoxy B molded DIP (N-package), PLCC (V-package) and CERDIP (J-package). Device performance in all package configurations is excellent.

#### TITANIUM-TUNGSTEN FUSES

National's Programmable Read-Only Memories (PROMs) feature titanium-tungsten (Ti-W) fuse links designed to program efficiently with only 10.5V applied. The high performance and reliability of these PROMs are the result of fabrication by a Schottky bipolar process, of which the titaniumtungsten metallization is an integral part, and the use of an on-chip programming circuit.

A major advantage of the titanium-tungsten fuse technology is the low programming voltage of the fuse links. At 10.5V, this virtually eliminates the need for guard-ring devices and wide spacings required for other fuse technologies. Care is taken, however, to minimize voltage drops across the die and to reduce parasitics. The device is designed to ensure that worst-case fuse operating current is low enough for reliable long-term operation. The Darlington programming circuit is liberally designed to insure adequate power density for blowing the fuse links. The complete circuit design is optimized to provide high performance over the entire operating ranges of V<sub>CC</sub> and temperature.