## Tri-State Logic

## DM7230/DM8230 tri-state demultiplexer general description

The DM7230/DM8230 demultiplexer is another device in National's tri-state logic family.
Digital signals applied to two input lines can be routed to two-of-four output lines depending upon the logic on the Address inputs. Outputs can be directly connected to other similar outputs for use in bus-organized systems.

## features

- Series 54/74 compatible
- 20 ns propagation delay
- Data complement capability
- Very low output impedance-high drive capability
- Separate input disable controls
- High-impedance output state which allows many outputs to be connected to a common bus-line.


## mode of operation

## COMPLEMENT AND DATA INPUTS

When Complement A is a logical " 1 ", Data A will appear inverted at the output. When Complement $A$ is a logical " 0 ". Data $A$ will appear noninverted at the output.

This function is accomplished on the chip through the use of a two-input exclusive-OR gate with Complement $A$ and Data $A$ as the two inputs. Therefore, the $A$ information that is routed to the
outputs is actually (Complement $A \oplus$ Data A). That this is the case may be verified by examining the logic diagram.
The two inputs of this exclusive-OR gate have identical characteristics, allowing the functions of these two inputs to be reversed. Also the propagation delay from either input to the output will be the same. This is also true for the Complement B and Data B inputs.

## ADDRESS INPUTS

The Address $A$ inputs select to which of the four outputs $A$ information will be routed. The same is true for the Address $B$ inputs and $B$ information. If $A$ and $B$ information are both routed to the same output simultaneously, that output will be a logical " 0 " if either the A or B information is a logical " 0 ". All outputs which are not selected for either A or B information will be in the logical " 1 " state.

## DISABLE INPUTS

The Disable inputs are similar to higher order Address inputs in that when Disable $A$ is a logical " 1 ", A information is not routed to any output. All four outputs are nonselected for $A$ information. The same is true for Disable $B$ and $B$ information. The Disable inputs have the additional feature that when both Disable A and Disable B are a logical " 1 " all outputs go to the High Impedance state. When multiple outputs are connected to a bus line, only one device at a time can be in the (Continued on Page 22)

## logic table

| data | comp | data | comp | $\underbrace{\text { adopesssA }}$ |  | Dis. | lis. | Out | Out | our | ${ }_{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bigcirc$ | , | $\stackrel{\times}{\times}$ | $\times$ | $\bigcirc$ | $\times$ | $\bigcirc$ | ! | $\bigcirc$ | ' | " |  |
| - | ! | $\stackrel{\times}{\times}$ | $\stackrel{\times}{\times}$ |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ |  |  | ! |  | , |
| ! | : | $\stackrel{x}{x}$ | $\stackrel{x}{x}$ |  |  | \% | ! | $\bigcirc$ | ! | ; | ' |
| i | : | x x x x | $\stackrel{\times}{x}$ |  |  | \% | : | ! | ' | ' | ; |
| ' | 1 | $\stackrel{\times}{\times}$ | $\stackrel{\times}{\times}$ |  |  | - | , | , | $\bigcirc$ | : | : |
| : | $\bigcirc$ | $\times$ $\times$ $\times$ $\times$ | $\stackrel{\times}{\times}$ |  |  | 0 | ! | ! | ! | : | ' |
| 1, | i | $\stackrel{\times}{\times}$ | $\times$ |  |  | $\bigcirc$ | : | ' | ' | : | ; |
| $\bigcirc$ | $\bigcirc$ | $\stackrel{\mathrm{x}}{\mathrm{x}}$ | $\stackrel{\times}{\times}$ | , 1 |  | : | ! | ' | ; | ! | $\bigcirc$ |
| , | - | $\stackrel{\times}{\times}$ | $\stackrel{\times}{\times}$ |  | ${ }^{+}$ | ${ }^{\circ}$ | , | , | , | , | : |
| $\times$ | $\times$ | ¢ | $\stackrel{1}{0}$ |  |  | - | - | - | , | , | ! |
| ${ }^{\text {x }}$ | $\stackrel{\mathrm{x}}{\mathrm{x}} \mathrm{x}$ | - | : | ${ }^{\times}$ | $\bigcirc$ | ? | : | ' | ! | ' | ' |
| x $\times$ $\times$ $\times$ | $\stackrel{\mathrm{x}}{\mathrm{x}} \times$ | ! | ! |  | $\bigcirc$ | i | : | , | ! | ; | ; |
|  | $\stackrel{\mathrm{x}}{\mathrm{x}} \mathrm{x}$ | ; | ! | x | $\bigcirc$ | ' | 0 | ' | : | ; | : |
| x x x x | ${ }^{\times}$ | ! | : |  |  | ! | \% | ! | $\bigcirc$ | 0 | ! |
| + | + | - | 1 |  |  | ! | : | ! | ! | : | ! |
| $\stackrel{ }{x}$ | ${ }^{\times}$ | , | , |  |  | 1 | - | , | , | - | , |
| $\stackrel{\times}{\times}$ | ${ }^{\mathrm{x}} \times$ | : | $\bigcirc$ |  |  | , | : | , | , | , | - |
| $\stackrel{\times}{\times}$ | $\stackrel{\times}{\times}$ | ! | $\bigcirc$ |  |  | + | : |  |  |  | 1 |
| $\times$ | $\times$ | $\times$ | $\times$ |  |  |  |  |  |  |  |  |

## absolute maximum ratings

| Supply Votrage | 5.5 V |
| :--- | ---: |
| Input Voltage |  |
| Output Voltage | 5.5 V |
| Time that two bus-connected |  |
| devices may be in opposite |  |
| low impedance states simultaneously. |  |
| (5\% duty crcle) | 10 msec |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| DM7230 | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DM8230 | $300^{\circ} \mathrm{C}$ |

electrical characteristics (Note 1)

| PARAMETER |  | CONOITIONS | MIN | TVP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical " 1 " Input Voltage <br> Logical " 0 " Input Voltage | $\begin{aligned} & \text { OM7230 } \\ & \hline \text { DM8230 } \end{aligned}$ | $\begin{aligned} & V_{c c}=4.5 \mathrm{~V} \\ & V_{c c}=4.75 \mathrm{~V} \end{aligned}$ | 2.0 |  |  | v |
|  | DM7230 | $\begin{aligned} & V_{c c}=4.5 \mathrm{~V} \\ & V_{c c}=4.75 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | v |
| Logical "1" Output Voltage | DM7230 | $\begin{aligned} & V_{c c}=4.5 \mathrm{~V} . \text { I out }=-2 \mathrm{~mA} \\ & V_{\mathrm{CC}}=4.75 \mathrm{~V} \text {. } \mathrm{I}_{\text {OUT }}=-5.2 \mathrm{~mA} \end{aligned}$ | 2.4 | 35 |  | v |
| Logical "0" Output Voltage | DM7230 | $\mathrm{V}_{\mathrm{cc}}=4.5 \mathrm{~V} \mathrm{~V}_{\mathrm{cc}} 4.75 \mathrm{~V} \mathrm{l}_{\mathrm{out}}=16 \mathrm{~mA}$ |  | 0.2 | 0.4 | $v$ |
| Logical "0" Input Current | DM7230 | $\begin{aligned} & V_{c C}=5.5 \mathrm{~V} \\ & V_{c c}=5.25 \mathrm{~V}\end{aligned} \mathrm{~V}_{\mathrm{iN}}=0.4 \mathrm{~V}$ |  |  |  |  |
|  |  | Disable inputs |  | -2.0 | -3.2 | mA |
|  |  | All other inputs |  | -1.0 | -1.6 | mA |
| Logical "1" Input Current | $\frac{\text { DM7230 }}{\text { DM8230 }}$ | $\frac{v_{c c}=5.5 \mathrm{~V}}{v_{c c}=5.25 \mathrm{~V}} \mathrm{~V}_{11 \mathrm{~V}}=2.4 \mathrm{~V}$ |  |  |  |  |
|  |  | Disable inputs |  |  | 80 | $\mu \mathrm{A}$ |
|  |  | All other inputs |  |  | 40 | $\mu \mathrm{A}$ |
| Logical "1" Input Current | DM 7230 | $\frac{V_{c C}=5.5 \mathrm{~V}}{V_{c c}=5.25 \mathrm{~V}} V_{1 \mathrm{~N}}=5.5 \mathrm{~V}$ |  |  | 1.0 | mA |
| Output Disable Current | DM7230 | $\mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{O}}=2.4 \mathrm{~V}$ |  |  | 40 | $\mu \mathrm{A}$ |
|  | DM8230 | $\mathrm{V}_{\text {cc }}=5.25 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{O}}=0.4 \mathrm{~V}$ |  |  | -40 | $\mu \mathrm{A}$ |
| Output Short Current (Note 2) | DM7230 | $\mathrm{v}_{\mathrm{cc}}=5.5 \mathrm{~V}$ $\mathrm{v}_{\mathrm{cc}}=5.25 \mathrm{~V}$ $\mathrm{~V}_{\mathrm{O}}=0.0 \mathrm{~V}$ | $\begin{aligned} & -30 \\ & -28 \end{aligned}$ |  | -70 | mA |
| Supply Current | DM 7230 | $\mathrm{V}_{\text {CC }}=5.5 \mathrm{~V} \mathrm{~V}_{\text {cc }}=5.25 \mathrm{~V} \mathrm{~V}_{\text {IN }}=5.0 \mathrm{~V}$ |  | 48 | 75 | mA |
| Input Diode Clamp Voltage |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & I_{I N}=-12 \mathrm{~mA} \end{aligned}$ |  |  | -1.5 | v |
| Output Diode Clamp Voltage |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & \text { I OuT }=-12 \mathrm{~mA} \\ & \text { I OUT }=+12 \mathrm{~mA} \end{aligned}$ |  |  | $\begin{gathered} -1.5 \\ v_{c c}+1.5 \end{gathered}$ | $\mathbf{v}$ |
| Propagation Delay to Logical " 1 " from Data or Complement Input. tod |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & C_{L}=50 \mathrm{DF} \\ & \text { Noninverting } \\ & \text { Inverting } \end{aligned}$ |  | 13 20 | 24 36 | ns |
| Propagation Delay to Logical " 0 " from Data or Complement Input, toal |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & C_{L}=50 \mathrm{DF} \end{aligned}$ <br> Noninverting or Inverting |  | 18 | 26 | ns |
| Propagation Delay to Logical " 1 " from Address Input, $\mathrm{t}_{\text {pal }}$ (Note 3) |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & C_{L}=50 \mathrm{DF} \end{aligned}$ |  | 20 | 36 | ns |
| Propagation Delay to Logical " 0 " ' from Address Input. todo (Note 3) |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | 20 | 30 | ns |
| Propagation Delay to Logical " 1 " from Disable Input, $\mathrm{t}_{\mathrm{pal}}$ (Note 4) |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | 13 | 25 | ns |
| Propagation Delay to Logical " 0 "' from Disable Input, $\mathrm{t}_{\text {poo }}$ (Note 4) |  | $\begin{aligned} & V_{C C}=5.0 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C} \\ & C_{L}=50 \mathrm{pF} \end{aligned}$ |  | 16 | 25 | ns |
| Delay from Disable Input to High Impedance State (Note 5), $\mathrm{t}_{1 \mathrm{M}}$ |  | $V_{C C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | $\begin{array}{r} 7 \\ 15 \end{array}$ | $\begin{aligned} & 14 \\ & 27 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Delay from Disable Input to Impedance State (Note 5), | Low | $\begin{aligned} & V_{c C}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{aligned} & 15 \\ & 18 \end{aligned}$ | $\begin{aligned} & 23 \\ & 27 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |

Note 1: $\mathrm{Min} / \max$ values apply across the $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range for the DM 7230 and across the $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ range for the DM8230 unless otherwise specified. Typicals are given for
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$.
Note 2: Only one output at a time should be short circuited.
Note 3: The only conditions under which a $t_{\text {pdo }}$ from the Address inputs can be observed is when an output goes from being nonselected to being selected and the information being routed to that output is a logical " 0 ". If the information had been a logical " 1 ", no change would have occurred and no measurement could have been made. Similarly, the only time a $t_{\text {pd }} 1$ from the Address inputs can be observed, is when an output goes from being selected to being nonselected and the information that had been routed to that output was a logical " 0 ". If the information had been a logical " 1 ", no change would have occurred and no measurement could have been made
Note 4: Information in Note 3 concerning $t_{p d o}$ and $t_{p a 1}$ from the address inputs are applicable here also.
Note 5: All delays involving transitions to or from the High Impedance state are measured with respect to the Disable inputs. For example, with A information at a logical " 0 " and Disable B at a logical " 1 " the selected output will go from a logical " 0 " to the High Impedance state some time ${ }^{\prime} \mathrm{OH}$, after Disable A has gone from a logical " 0 " to a logical " 1 "


## mode of operation (cont.)

normal low impedance state. All others should be gated into the high impedance state (Figure 1). The selected device therefore has the normal TTL low impedance output providing good capacitive drive capability and waveform integrity especially during the transition from the logical " 0 " to logical " 1 " state. The other outputs-in the high impedance state-take only a small amount of leakage current from the low impedance outputs. Since the logical " 1 " output current of the selected device is 13 times that of a conventional Series $54 / 74$ device ( 5.2 mA vs $400 \mu \mathrm{~A}$ ), the output is easily able to supply that leakage current to as many as 127 other DM7230/DM8230's and still have available drive for the bus-line. (Figure 2)


Figure 1


Figure 2
ac test circuit


|  | SWITCH S1 | SWITCH S2 | $C_{L}$ |
| :--- | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LOI}}$ | closed | closed | 50 pF |
| $\mathrm{t}_{\mathrm{TOO}}$ | closed | closed | 50 pF |
| $\mathrm{I}_{\mathrm{HH}}$ | closed | closed | 5 pF |
| $\mathrm{I}_{\mathrm{H}}$ | closed | closed | 5 pF |
| $\mathrm{I}_{\mathrm{HO}}$ | closed | open | 50 pF |
| $\mathrm{I}_{\mathrm{HI}}$ | open | closed | 50 pF |

## switching time waveforms


${ }^{\text {toH }}$


