National Semiconductor


DM54S112/DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flops on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the negative going edge of the clock pulse. Data on the J and K inputs can be changed while the clock is high or low without affecting the outputs as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

TL/F/6459-1

Connection Diagram



Order Number DM54S112J or DM74S112N See NS Package Number J16A or N16E

Function Table

		Outputs					
PR	CLR	CLK	J	к	Q	ā	
L	н	х	X	Х	н	L	
н	L	X	X	X	L	н	
L	L	х	X	X	H*	H*	
н	н	↓↓	L	L	Q ₀	H* Q₀	
н	н	↓	н	L	н	L	
н	н	↓	L	н	ί L	н	
н	н	↓↓	н	н	Toggle		
н	н	н	X	х	Q ₀	\overline{Q}_0	
H = High Logic Level							

X = Either Low or High Logic Level

L = Low Logic Level

 \downarrow = Negative going edge of pulse.

 $\mathsf{Q}_0=\mathsf{The}$ output logic level of Q before the indicated input conditions were established.

 * = This configuration is nonstable; that is, it will not persist when either the preset and/or clear inputs return to its inactive (high) level.

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

S112

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM54S	-55°C to +125°C
DM74S	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter		DM54S112			DM74S112			Units
			Min	Nom	Max	Min	Nom	Max	Units
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	v
VIH	High Level Inpu	ut Voltage	2			2			v
VIL	Low Level Inpu	t Voltage			0.8			0.8	v
ЮН	High Level Out	put Current			-1			-1	mA
lol	Low Level Output Current				20			20	mA
fCLK	Clock Frequency (Note 2)		0	125	80	0	125	80	MHz
fCLK	Clock Frequency (Note 3)		0	80	60	0	80	60	MHz
tw	Pulse Width (Note 2)	Clock High	6			6			- ns
		Clock Low	6.5			6.5			
		Clear Low	8			8			
		Preset Low	8			8			
tw	Pulse Width (Note 3)	Clock High	8			8			- ns
		Clock Low	8			8			
		Clear Low	10			10			
		Preset Low	10			10			
tsu	Setup Time (Notes 1 & 4)		7↓			7↓			ns
t _Н	Input Hold Time (Notes 1 & 4)		01			٥t			ns
T _A	Free Air Operating Temperature		-55		125	0		70	°C

Note 1: The symbol (\downarrow) indicates the falling edge at the clock pulse is used for reference.

Note 2: C_L = 15 pF, R_L = 280 Ω , T_A = 25 $^{\circ}C$ and V_{CC} = 5V.

Note 3: C_L = 50 pF, R_L = 280 Ω , T_A = 25 $^\circ C$ and V_{CC} = 5V.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min$, $I_I = -18 mA$			-1.2	v	
V _{OH} High Level Outp Voltage	High Level Output	$V_{CC} = Min, I_{OH} = Max$	DM54	2.5	3.4		v
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V _{OL}	Low Level Output Voltage	$\label{eq:V_CC} \begin{split} V_{CC} &= \text{Min}, \text{I}_{OL} = \text{Max} \\ V_{IH} &= \text{Min}, V_{IL} = \text{Max} \end{split}$				0.5	v
կ	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
	High Level Input Current	V _{CC} = Max	J, K			50	- - μΑ
		V ₁ = 2.7V	Clear			100	
			Preset			100	
			Clock			100	
Ι _{ΙL}	Low Level Input Current	V _{CC} = Max	J, K			-1.6	- mA
		V ₁ = 0.5V (Note 4)	Clear			-7	
			Preset			-7	
			Clock			-4	
los	Short Circuit Output Current	V _{CC} = Max	DM54	-40		- 100	mA
		(Note 2)	DM74	-40		- 100	
Icc	Supply Current	V _{CC} = Max (Note 3)			30	50	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: With all outputs open, I_{CC} is measured with the Q and \overline{Q} outputs high in turn. At the time of measurement, the clock input is grounded. Note 4: Clear is tested with preset high and preset is tested with clear high.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) To (Output)					
	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min Max Min		Max		
fMAX	Maximum Clock Frequency		80		60		MHz
^t PLH	Propagation Delay Time Low to High Level Output	Preset to Q		7		9	ns
tPHL	Propagation Delay Time High to Low Level Output	Preset to Q		7		12	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clear to Q		7		9	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		7		12	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q or \overline{Q}		7		9	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clock to Q or \overline{Q}		7		12	ns

S112