# DLPA1000 Power Management and LED Driver IC 

## 1 Features

- High-Efficiency RGB LED Driver With Buck-Boost DC-to-DC Converter and Integrated MOSFETS
- Six Low-Impedance (<100 m $\Omega$ ) MOSFET

Switches for Channel Selection

- Independent, 10-Bit Current Control per Channel
- DMD Regulators
- Requires Only a Single Inductor
- VOFS: 8.5 V
- VBIAS: 16 V
_ VRST:-10 V
- Reset Generation and Power Supply Sequencing
- RGB LED Strobe Decoder Supports:
- Common-Anode RGBs
- Cathode-Cathode-Anode RGBs
- 33-MHz Serial Peripheral Interface (SPI)
- Multiplexer for Measuring Analog Signals
- Battery Voltage
- LED Voltage, LED Current
- Light Sensor (for White Point Correction)
- External Temperature Sensor
- Monitoring and Protection Circuits
- Hot Die Warning and Thermal Shutdown
- Low-Battery and Undervoltage Lockout
- Overcurrent and Undervoltage Protection
- 49-Ball 0.4-mm Pitch, DSBGA Package


## 2 Applications

- DLP ${ }^{\circledR}$ Pico ${ }^{\text {TM }}$ Projector
- Embedded Mobile Projection
- Smartphone
- Tablet
- Camera
- Laptop
- Mobile Accessories
- Wearable (Near-Eye) Displays
- Battery-Operated Projectors


## 3 Description

DLPA1000 is a dedicated PMIC / RGB LED driver for the DLP2000 Digital Micromirror Devices (DMD) when used with a DLPC2607 digital controller. For reliable operation of these chipsets, it is mandatory to use the DLPA1000.

## Device Information ${ }^{(1)}$

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
| :--- | :--- | :---: |
| DLPA1000 | DSBGA (49) | $2.40 \mathrm{~mm} \times 2.40 \mathrm{~mm}$ |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Schematic



## Table of Contents

1 Features ..... 1
2 Applications ..... 1
3 Description ..... 1
4 Revision History ..... 2
5 Pin Configuration and Functions ..... 3
6 Specifications ..... 5
6.1 Absolute Maximum Ratings ..... 5
6.2 ESD Ratings ..... 5
6.3 Recommended Operating Conditions ..... 5
6.4 Thermal Information ..... 6
6.5 Electrical Characteristics. ..... 6
6.6 Timing Requirements ..... 9
6.7 Typical Characteristics ..... 10
7 Detailed Description ..... 11
7.1 Overview ..... 11
7.2 Functional Block Diagram ..... 11
7.3 Feature Description ..... 12
7.4 Device Functional Modes ..... 19
4 Revision History
Changes from Original (February 2017) to Revision A Page

- Changed the Applications section ..... 1
- Added the Documentation Support section ..... 42


## 5 Pin Configuration and Functions



Pin Functions

| PIN |  | I/O |  |
| :--- | :---: | :---: | :--- | :--- |
| NAME | NO. |  |  |
| VINL | A1 | POWER | Power supply input for VLED BUCK-BOOST power stage. Connect to system power. |
| VINL | A2 | POWER | Power supply input for VLED BUCK-BOOST power stage. Connect to system power. |
| AGND1 | A3 | GND | Analog ground. Connect to ground plane. |
| VINR | A4 | POWER | Power supply input for DMD switch mode power supply. Connect to system power. |
| SWN | A5 | IN (A) | Connection for the DMD SMPS-inductor (high-side switch). |
| PGNDR | A6 | GND | Power ground for DMD SMPS. Connect to ground plane. |
| SWP | A7 | IN(A) | Connection for the DMD SMPS-inductor (low-side switch). |
| L1 | B1 | IN (A) | Connection for VLED BUCK-BOOST inductor. |
| L1 | B2 | IN(A) | Connection for VLED BUCK-BOOST inductor. |
| RESETZ | B3 | OUT(D) | Reset output to the DLP system (active low). Pin is held low to reset DLP system. |
| INTZ | B4 | OUT(D) | Interrupt output signal (open drain). Connect to pull-up resistor or short to ground. |
| VSPI | B5 | POWER | Power Supply input for SPI interface. Connect to system I/O voltage. |
| REF_VRST | B6 | IN(A) | Reference pin for the VRST regulator. Connect to VRST rail through 100-k $\Omega$ resistor. |

## Pin Functions (continued)

| PIN |  | I/O | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NAME | NO. |  |  |
| VBIAS | B7 | OUT(A) | VBIAS output rail. Connect to ceramic capacitor. |
| PGNDL | C1 | GND | Power ground for VLED BUCK-BOOST. Connect to ground plane. |
| PGNDL | C2 | GND | Power ground for VLED BUCK-BOOST. Connect to ground plane. |
| SPI_CLK | C3 | IN(D) | Clock input for SPI interface. |
| SPI_CSZ | C4 | IN(D) | SPI chip select (active low). |
| SPI_DIN | C5 | IN(D) | SPI data input. |
| SPI_DOUT | C6 | OUT(D) | SPI data output. |
| VOFS | C7 | OUT(A) | VOFS output rail. Connect to ceramic capacitor. |
| L2 | D1 | IN(A) | Connection for VLED BUCK-BOOST inductor. |
| L2 | D2 | IN(A) | Connection for VLED BUCK-BOOST inductor. |
| PWR_EN | D3 | OUT(D) | Enable pin for the external power supplies (active high). |
| CMP_OUT | D4 | OUT(A) | Analog-comparator output. |
| PWM_IN | D5 | IN(D) | Reference voltage input for analog comparator. |
| DGND | D6 | GND | Digital ground. Connect to ground plane. |
| AGND | D7 | GND | Analog ground. Connect to ground plane. |
| VLED | E1 | OUT (A) | VLED BUCK-BOOST converter output pin. |
| VLED | E2 | OUT(A) | VLED BUCK-BOOST converter output pin. |
| LED_SEL1 | E3 | IN(D) | Digital input to the RGB STROBE DECODER. |
| SENS1 | E4 | IN(A) | Input signal from light sensor. |
| SENS2 | E5 | IN(A) | Input signal from temperature sensor. |
| PROJ_ON | E6 | IN(D) | Input signal to enable/disable the IC and DLP projector. |
| V2V5 | E7 | OUT (D) | Internal supply filter pin for digital logic. Typical 2.45 V . |
| V6V | F1 | OUT(D) | Internal supply filter pin for gate driver circuitry. Typical 6 V . |
| VLED | F2 | OUT(A) | VLED BUCK-BOOST converter output pin. |
| LED_SELO | F3 | IN(D) | Digital input to the RGB STROBE DECODER. |
| TEST | F4 | IN(D) | Test pin for digital, must be tied to the output capacitor of V2V5. |
| RLIM_K | F5 | $\mathrm{IN}(\mathrm{A})$ | Kelvin sense connection for LED current sense resistor. For best accuracy, route signal with a dedicated trace separated from F6/F7 and connect directly at sense resistor. |
| RLIM | F6 | OUT(A) | Connection to LED current sense resistor. Connect to a $100-\mathrm{m} \Omega$ resistor. |
| RLIM | F7 | OUT(A) | Connection to LED current sense resistor. Connect to pin F6. |
| SW1 | G1 | OUT(A) | High-side MOSFET switch for LED anode. Connect to RGB LED assembly. If output is not used, short to VLED. |
| SW2 | G2 | OUT(A) | High-side MOSFET switch for LED anode. Connect to RGB LED assembly. If output is not used, short to VLED. |
| SW3 | G3 | OUT(A) | High-side MOSFET switch for LED anode. Connect to RGB LED assembly. If output is not used, short to VLED. |
| VINA | G4 | POWER | Power supply input for sensitive analog circuitry. |
| SW4 | G5 | OUT(A) | Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly. |
| SW5 | G6 | OUT(A) | Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly. |
| SW6 | G7 | OUT(A) | Low-side MOSFET switch for LED cathode. Connect to RGB LED assembly. |

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ${ }^{(1)(2)}$

|  |  | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: |
| Input voltage | VINL, VINA, VINR | -0.3 7 | V |
| Ground pins to system ground |  | -0.3 0.3 | V |
| Voltage | SWN | -18 7 | V |
|  | SWP, VBIAS | -0.3 20 |  |
|  | VOFS | -0.3 10 |  |
|  | V6V, VLED, L1, L2, SW1, SW2, SW3, SW4, SW5, SW6, INTZ, PROJ_ON | $\begin{array}{ll}-0.3 & 7\end{array}$ |  |
| All pins unless noted otherwise |  | $\begin{array}{ll}-0.3 & 3.6\end{array}$ | V |
| Source current | RESETZ, PWR_EN, CMP_OUT | 1 | mA |
|  | SPI_DOUT | 5.5 |  |
| Sink current | RESETZ, PWR_EN, CMP_OUT | 1 | mA |
|  | SPI_DOUT, INTZ | 5.5 |  |
| Peak output current |  | Internally limited | mA |
| Continuous total power dissipation |  | Internally limited | W |
| Operating ambient temperature |  | -30 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | -65 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.

### 6.2 ESD Ratings

|  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: |
| Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 2000$ | V |
|  | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 500$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | NOM | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input voltage at VINL, VINA, VINR | Full functional and parametric performance | 2.7 | 3.6 | 6 | V |
|  |  | Extended operation, limited parametric performance | 2.3 | 3.6 | 6 |  |
| Voltage at VSPI |  |  | 1.7 | 1.8 | 3.6 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating ambient temperature |  | -10 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Operating junction temperature |  | -10 |  | 125 | ${ }^{\circ} \mathrm{C}$ |

## DLPA1000

SLVSDP7A -FEBRUARY 2017-REVISED MAY 2017
www.ti.com

### 6.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | DLPA1000 <br> YFF (DSBGA) <br> 49 PINS | UNIT |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Junction-to-ambient thermal resistance | 49 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \mathrm{\theta C} \text { (top) }}$ | Junction-to-case (top) thermal resistance | 0.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\theta \text { JB }}$ | Junction-to-board thermal resistance | 6.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\psi$ JT | Junction-to-top characterization parameter | 1.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi J$ J | Junction-to-board characterization parameter | 6.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT VOLTAGE |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IN}}$ | Input voltage range | VINA, VINR, VINL | $2.7-3.6$ | 6 | V |
|  | Extended input voltage range ${ }^{(1)}$ |  | 2.3 3.6 | 6 |  |
| VLOW_BAT | Low battery warning threshold | $V_{\text {INA }}$ falling | 3 |  | V |
|  | Hysteresis | $\mathrm{V}_{\text {INA }}$ rising | 100 |  | mV |
| $V_{\text {UVLO }}$ | Undervoltage lockout threshold | $V_{\text {INA }}$ falling | 2.3 |  | V |
|  | Hysteresis | $\mathrm{V}_{\text {INA }}$ rising | 100 |  | mV |
| $V_{\text {Startup }}$ | Startup voltage | VBIAS, VOFS, VRST loaded with 2 mA | 2.5 |  | V |
| INPUT CURRENT |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Q}}$ |  | ACTIVE2 mode | 12 |  | mA |
| $\mathrm{I}_{\text {STD }}$ |  | STANDBY mode | 360 |  | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SLEEP }}$ |  | SLEEP mode | 10 |  | $\mu \mathrm{A}$ |
| INTERNAL SUPPLIES |  |  |  |  |  |
| $\mathrm{V}_{\text {V6V }}$ | Internal supply, analog |  | 6.25 |  | V |
| CLDO_V6V | Filter capacitor for V6V LDO |  | 100 |  | nF |
| $\mathrm{V}_{\mathrm{V} 2 \mathrm{~V} 5}$ | Internal supply, logic |  | 2.5 |  | V |
| CLDO_V2V5 | Filter capacitor for V2V5 LDO |  | 2.2 |  | $\mu \mathrm{F}$ |
| DMD REGULATOR |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | MOSFET on resistance | Switch E (from VINR to SWN) | 1000 |  | $\mathrm{m} \Omega$ |
|  |  | Switch F (from SWP to PGND) | 320 |  |  |
| $\mathrm{V}_{\mathrm{FW}}$ | Forward voltage drop | Switch G (from SWP to VBIAS) ${ }^{(2)}$ $\mathrm{VINR}=5 \mathrm{~V}, \mathrm{VSWP}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=100 \mathrm{~mA}$ | 1.3 |  | V |
|  |  | Switch H (from SWP to VOFS) $\mathrm{VINR}=5 \mathrm{~V}, \mathrm{VSWP}=2 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=100 \mathrm{~mA}$ | 1.3 |  |  |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistor (SWP to GND) | Active when all rails are disabled | 2 |  | $k \Omega$ |
| $\mathrm{t}_{\mathrm{PG}}$ | Power-good timeout | Not tested in production | 6 |  | ms |
| $\mathrm{l}_{\text {LIMIT }}$ | Switch current limit |  | $200{ }^{(3)}$ |  | mA |
| L | Inductor value |  | 10 |  | $\mu \mathrm{H}$ |

(1) Full functional but limited parametric performance.
(2) Including rectifying diode.
(3) Contact factory for $100-\mathrm{mA}$ and $300-\mathrm{mA}$ options.

## Electrical Characteristics (continued)

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OFS }}$ REGULATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OFS }}$ | Output voltage |  | 8.5 |  |  | V |
|  | DC output voltage accuracy | $\mathrm{l}_{\text {OUT }}=2 \mathrm{~mA}$ | -2\% |  | 2\% |  |
|  | DC load regulation | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ to 4 mA | -19 |  |  | V/A |
|  | DC line regulation | VINA, VINL, VINR 2.7 V to 6 V , $\mathrm{l}_{\text {OUt }}=2 \mathrm{~mA}$ | 35 |  |  | mV/V |
| V RIPPLE | Output ripple | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=220 \mathrm{nF}$ |  | 240 |  | mV |
| lout | Output current |  | 0 |  | 3 | mA |
| PG | Power-good threshold (fraction of nominal output voltage) | $\mathrm{V}_{\text {OFS }}$ rising | 85\% |  |  |  |
|  |  | $\mathrm{V}_{\text {OFS }}$ falling |  | 62\% |  |  |
| $\mathrm{R}_{\text {DIS }}$ | Output discharge resistor | Active when rail is disabled |  | 2 |  | $\mathrm{k} \Omega$ |
| C | Output capacitor | Recommended value | 110 | 220 |  | nF |
| $\mathrm{V}_{\text {BIAS }}$ REGULATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\text {BIAS }}$ | Output voltage |  | 16 |  |  | V |
|  | DC output voltage accuracy | $\mathrm{l}_{\text {OUT }}=2 \mathrm{~mA}$ | -2\% | 2\% |  |  |
|  | DC load regulation | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ to 4 mA | -14 |  |  | V/A |
|  | DC line regulation | VINA, VINL, VINR 2.7 V to 6 V , $\mathrm{l}_{\text {OUT }}=2 \mathrm{~mA}$ | 18 |  |  | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{V}_{\text {RIPPLE }}$ | Output ripple | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=220 \mathrm{nF}$ |  | 240 |  | mV |
| IOUT | Output current |  | 0 |  | 4 | mA |
| PG | Power-good threshold (fraction of nominal output voltage) | $\mathrm{V}_{\text {OFS }}$ rising | 85\% |  |  |  |
|  |  | $V_{\text {OFS }}$ falling |  | 62\% |  |  |
| $\mathrm{R}_{\text {DIS }}$ | Output discharge resistor | Active when rail is disabled |  | 2 |  | $\mathrm{k} \Omega$ |
| C | Output capacitor | Recommended value | 110 | 220 |  | nF |
| $\mathrm{V}_{\text {RST }}$ REGULATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\text {RST }}$ | Output voltage |  | -10 |  |  | V |
|  | DC output voltage accuracy | l OUT $=2 \mathrm{~mA}$ | -2\% | 2\% |  |  |
|  | DC load regulation | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}$ to 4 mA | 13 |  |  | V/A |
|  | DC line regulation | VINA, VINL, VINR 2.7 V to 6 V , $\mathrm{l}_{\text {OUt }}=2 \mathrm{~mA}$ | -21 |  |  | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{V}_{\text {RIPPLE }}$ Output ripple |  | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=4 \mathrm{~mA}, \mathrm{C}_{\text {OUT }}=220 \mathrm{nF}$ | 240 |  |  | mV |
| V REF_VRST | Reference voltage |  | 500 |  |  | mV |
| IOUT | Output current |  | 0 |  | 4 | mA |
| PG | Power-good threshold |  | -9.1 |  |  | V |
| C | Output capacitor | Recommended value | 110 | 220 |  | nF |
| V ${ }_{\text {LED }}$ BUCK-BOOST |  |  |  |  |  |  |
| $\mathrm{V}_{\text {LED }}$ | Output voltage range |  | 1.2 |  | 5.9 | V |
|  | Default output voltage | SW4/5/6 in OPEN position | 3.5 |  |  |  |
| $\mathrm{V}_{\text {OVP }}$ | Output overvoltage protection | Clamps buck-boost output | 5.9 |  |  | V |
| V LED_OVP | Fault detection threshold | Triggers VLED_OVP interrupt | 5.4 |  |  | V |
| $\mathrm{I}_{\text {SW }}$ | Switch current limit |  | 1.65 | 2.2 | 2.5 | A |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | MOSFET on resistance | Switch A (from VINL to L1) |  | 100 |  | $\mathrm{m} \Omega$ |
|  |  | Switch B (from L1 to GND) |  | 100 |  |  |
|  |  | Switch C (from L2 to GND) | 100 |  |  |  |
|  |  | Switch D (from L2 to VLED) | 100 |  |  |  |
| $\mathrm{f}_{\text {SW }}$ | Switching frequency |  | 2.25 |  |  | MHz |
| Cout | Output capacitance |  | $2 \times 10$ |  |  | $\mu \mathrm{F}$ |

## DLPA1000

SLVSDP7A -FEBRUARY 2017-REVISED MAY 2017
www.ti.com

## Electrical Characteristics (continued)

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RGB STROBE CONTROLLER SWITCHES |  |  |  |  |  |  |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Drain-source on resistance | SW1, SW2, SW3 |  | 50 | 100 | $\mathrm{m} \Omega$ |
|  |  | SW4, SW5, SW6 |  | 40 | 100 |  |
| l LEAK | Off-state leakage current | $\mathrm{VDS}=5 \mathrm{~V}$ |  |  | 1 | $\mu \mathrm{A}$ |
| LED CURRENT CONTROL |  |  |  |  |  |  |
| $V_{f}$ | LED forward voltage | $\mathrm{l}_{\text {LED }}=1 \mathrm{~A}$ |  |  | 4.8 | V |
| lied | Maximum LED drive current | $\mathrm{V}_{\mathrm{IN}}=3.1 \mathrm{~V}, \mathrm{~V}_{\mathrm{LED}}=4.4 \mathrm{~V}$ |  | 700 |  | mA |
|  |  | $\mathrm{V}_{\text {IN }}=4 \mathrm{~V}, \mathrm{~V}_{\text {LED }}=4.4 \mathrm{~V}$ |  | 1000 |  |  |
|  | DC current accuracy, SW4, 5, 6 | $\begin{aligned} & \text { SWx_IDAC[9:0] }=0 \times 100 \mathrm{~h} \\ & R_{\text {LIM }}=100 \mathrm{~m} \Omega, 0.1 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 258 | 272 | 286 | mA |
|  | Transient LED current limit range | ILIM[2:0] = 000 |  | 260 |  | mA |
|  |  | ILIM[2:0] = 111 |  | 1250 |  |  |
| $\mathrm{t}_{\text {rise }}$ | Current rise time ${ }^{(4)}$ | $\mathrm{l}_{\text {LED }}$ from $5 \%$ to $95 \%$, $\mathrm{I}_{\text {LED }}=300 \mathrm{~mA}$, transient current limit disabled |  |  | 50 | $\mu \mathrm{s}$ |
| MEASUREMENT SYSTEM (AFE) |  |  |  |  |  |  |
| G | Amplifier gain (PGA) | AFE_GAIN[1:0] = 01 |  | 1 |  | V/V |
|  |  | AFE_GAIN[1:0] = 10 |  | 9.5 |  |  |
|  |  | AFE_GAIN[1:0] = 11 |  | 18 |  |  |
| $\mathrm{V}_{\text {OFS }}$ | Input referred offset voltage ${ }^{(4)}$ | PGA, AFE_CAL_DIS = 1 | -1 |  | 1 | mV |
|  |  | Comparator | -1.5 |  | 1.5 |  |
| $\mathrm{t}_{\text {settle }}$ | Settling time ${ }^{(4)}$ | To 1\% of final value |  | 15 |  | $\mu \mathrm{s}$ |
|  |  | To $0.1 \%$ of final value |  | 52 |  |  |
| $\mathrm{f}_{\text {sample }}$ | Sampling rate ${ }^{(4)}$ |  |  |  | 19 | kHz |
| LOGIC LEVELS AND TIMING CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output low-level | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~mA}$, sink current (RESETZ, PWR_EN, CMP_OUT) | 0 |  | 0.3 | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}$, sink current (SPI_DOUT, INTZ) | 0 |  | 0.3 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output high-level | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~mA}$, source current (RESETZ, PWR_EN, CMP_OUT) | 1.3 |  | 2.5 | V |
|  |  | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}$, sink current (SPI_DOUT) | 1.3 |  | 2.5 |  |
| $\mathrm{V}_{\text {IL }}$ | Input low-level | TEST, PROJ_ON, LED_SELO, LED_SEL1, SPI_CSZ, SPI_CLK, SPI_DIN |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input high-level | TEST, PROJ_ON, LED_SELO, LED_SEL1, SPI_CSZ, SPI_CLK, SPI_DIN | 1.2 |  |  | V |
| $\mathrm{I}_{\text {(bias) }}$ | Input bias current | $\mathrm{V}_{\mathrm{IO}}=3.3 \mathrm{~V}$ <br> Any input pin |  |  | 0.5 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {deglitch }}$ | Deglitch time ${ }^{(4)}$ | (PROJ_ON, TEST) pins | 1 |  |  | ms |
|  |  | (LED_SEL0, LED_SEL1) pins |  | 300 |  | ns |

(4) Not tested in production.

## Electrical Characteristics (continued)

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-10^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERNAL OSCILLATOR |  |  |  |  |  |
| $\mathrm{f}_{\text {OSC }}$ | Oscillator frequency |  | 9 |  | MHz |
| Frequency accuracy |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | -10\% | 10\% |  |
| THERMAL SHUTDOWN |  |  |  |  |  |
| TWARN | Thermal warning (HOT threshold) |  | 120 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  | 10 |  |  |
| $\mathrm{T}_{\text {SHTDWN }}$ | Thermal shutdown (TSD threshold) |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  | 15 |  |  |

### 6.6 Timing Requirements

$\mathrm{V}_{\mathrm{BAT}}=3.6 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ (unless otherwise noted)

| PARAMETER |  | MIN | TYP MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Serial clock frequency | 0 | 33.34 | MHz |
| $\mathrm{t}_{\text {CLKL }}$ | Pulse width low, SPI_CLK, 50\% level | 10 |  | ns |
| $\mathrm{t}_{\text {CLKH }}$ | Pulse width high, SPI_CLK, 50\% level | 10 |  | ns |
| $\mathrm{t}_{\mathrm{t}}$ | Transition time, 20\% to 80\% level, all signals | 0.2 | 4 | ns |
| $t_{\text {CSCR }}$ | SPI_CSZ falling to SPI_CLK rising, $50 \%$ level | 8 |  | ns |
| $\mathrm{t}_{\text {CFCS }}$ | SPI_CLK falling to SPI_CSZ rising, 50\% level |  | 1 | ns |
| $\mathrm{t}_{\text {CDS }}$ | SPI_DIN data setup time, $50 \%$ level | 7 |  | ns |
| $\mathrm{t}_{\mathrm{CDH}}$ | SPI_DIN data hold time, 50\% level | 6 |  | ns |
| $\mathrm{t}_{\text {iS }}$ | SPI_DOUT data setup time ${ }^{(1)}, 50 \%$ level | 10 |  | ns |
| $\mathrm{t}_{\mathrm{iH}}$ | SPI_DOUT data hold time ${ }^{(1)}, 50 \%$ level | 0 |  | ns |
| $\mathrm{t}_{\text {CFDO }}$ | SPI_CLK falling to SPI_DOUT data valid, 50\% level |  | 13 | ns |
| tcsz | SPI_CSZ rising to SPI_DOUT HiZ |  | 6 | ns |

(1) The DPPxxxx processors send and receive data on the falling edge of the clock.


Figure 1. SPI Timing Diagram

## DLPA1000

### 6.7 Typical Characteristics

The maximum output current of the buck-boost is a function of input voltage (VIN), and output voltage (VLED). The relationship between VIN, VLED, and MAX ILED is shown in Figure 2. Please note that VLED is the output of the buck-boost regulator which includes the voltage drop across the sense resistor ( $100 \mathrm{~m} \Omega$ ), internal strobe control switch ( $100-\mathrm{m} \Omega \mathrm{max}$ ), and the forward voltage of the LED. For example, to drive 1-A of current through a LED with $\mathrm{V}_{\mathrm{f}}=4.2 \mathrm{~V}$, the minimum input voltage needs to be $\geq 3.7 \mathrm{~V}\left(\mathrm{~V}_{\text {LED }}=4.2 \mathrm{~V}+1 \mathrm{~A} \times 100 \mathrm{~m} \Omega+1 \mathrm{~A} \times 100 \mathrm{~m} \Omega=4.4 \mathrm{~V}\right)$. For an input voltage of 3.1 V and a drive current of 700 mA , the max VLED voltage cannot exceed 4.4 V .


Measured on a typical unit. Note that VLED is the output of the buck-boost regulator and includes the voltage drop across the sense resistor, internal strobe control switch, and the forward voltage of the LED.

Figure 2. Maximum LED Output Current as a Function of Input Voltage (VIN) and BB Output Voltage (VLED)

## 7 Detailed Description

### 7.1 Overview

DLPA1000 is a power management IC optimized for TI DLP ${ }^{\circledR}$ Pico ${ }^{\text {TM }}$ Projector systems and meant for use in either embedded or accessory mobile phone applications. For embedded applications, the projector is built into the mobile phone and operates from the mobile phone's single cell battery. In accessory applications, the projector resides in its own enclosure and has its own battery or external power supply and operates as a standalone device.

DLPA1000 contains a complete LED driver and can supply up to 1 A per LED. Integrated high-current switches are included for sequentially selecting a red, green, or blue LED. The DLPA1000 also contains three regulated DC supplies for the DMD: VBIAS, VRST and VOFS.

The DLPA1000 contains a serial periphery interface (SPI) used for setting the configuration. Using SPI, currents can be set independently for each LED with 10-bit resolution. Other features included are the generation of the system reset, power sequencing, input signals for sequentially selecting the active LED, IC self-protection, and an analog multiplexer and comparator to support A/D conversion of system parameters.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

### 7.3.1 DMD Regulators

DLPA1000 contains three switch-mode power supplies that power the DMD. These rails are VOFS, VBIAS, and VRST. 100 ms after pulling the PROJ_ON pin high, VOFS is powered up, followed by VBIAS and VRST with an additional $10-\mathrm{ms}$ delay. Only after all three rails are enabled can the LED driver and STROBE DECODER circuit be enabled. If any one of the rails encounters a fault such as an output short, all three rails are disabled simultaneously. The detailed power-up and power-down diagram is shown in Figure 3.


Power-up or down is initiated by pulling the PROJ_ON pin high or low, respectively. Upon pulling PROJ_ON high, the device enters ACTIVE2 mode immediately because DMD_EN and VLED_EN bits default to 1.
Figure 3. Power-Up and Power-Down Timing of the DMD REGULATOR and VLED Supplies

### 7.3.2 RGB Strobe Decoder

DLPA1000 contains RGB color-sequential circuitry that is composed of six NMOS switches, the LED driver, the strobe decoder and the LED current control. The NMOS switches are connected to the terminals of the external LED package and turn the currents through the LEDs on and off. The strobe decoder controls the gates of the NMOS switches according to the LED_SEL[1:0] input signals and the MAP bit of the SYSTEM register. The MAP bit selects one of two package configurations. A ' 1 ' indicates a cathode-cathode-anode package and a ' 0 ' indicates the common anode package. The two package connections are shown in Figure 4 and the corresponding switch map in Table 1 and Table 2.

## Feature Description (continued)

The LED_SEL[1:0] signals typically receive a rotating code switching from RED to GREEN to BLUE and then back to RED. When the LED_SEL[1:0] input signals select a specific color, the NMOSFETs are controlled based on the color selected, and a 10 -bit current control DAC for this color is selected that provides a color correction current to the RGB LEDs feedback control network.


Figure 4. LEFT: Switch Connection for a Common-Anode LED Assembly RIGHT: Switch Connection for a Cathode-Cathode-Anode LED Assembly

Table 1. Switch Positions for Common Anode RGB LEDs (MAP =0)

| MAP = 0 (Common Anode, Default) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED_SEL[1:0] | SW6 | SW5 | SW4 | SW3 | SW2 | SW1 | IDAC input |
| $0 \times 00 \mathrm{~h}$ | open | open | open | closed | closed | closed | N/A |
| $0 \times 01 \mathrm{~h}$ | open | open | closed | closed | closed | closed | SW4_IDAC[9:0] |
| $0 \times 02 \mathrm{~h}$ | open | closed | open | closed | closed | closed | SW5_IDAC[9:0] |
| $0 \times 03 \mathrm{~h}$ | closed | open | open | closed | closed | closed | SW6_IDAC[9:0] |

Table 2. Switch Positions for Cathode-Cathode-Anode RGB LEDs (MAP = 1)

| MAP = $\mathbf{1}$ (Cathode-Cathode-Anode LED Arrangement) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LED_SEL[1:0] | SW6 | SW5 | SW4 | SW3 | SW2 | SW1 | IDAC input |
| $0 \times 00 \mathrm{~h}$ | open | open | open | open | open | open | N/A |
| $0 \times 01 \mathrm{~h}$ | closed | open | open | open | open | closed | SW4_IDAC[9:0] |
| $0 \times 02 \mathrm{~h}$ | open | closed | closed | closed | open | open | SW5_IDAC[9:0] |
| $0 \times 03 \mathrm{~h}$ | open | closed | closed | open | closed | open | SW6_IDAC[9:0] |

The switching of the six NMOS switches is controlled such that switches are returned to the OPEN position first before the CLOSED connections are made (Break Before Make). The dead time between opening and closing switches is controlled through the BBM register. Switches that already are in the CLOSED position and are to remain in the CLOSED state according to the SWCNTRL register, are not opened during the BBM delay time.

### 7.3.3 LED Current Control

DLPA1000 provides time-sequential circuitry to drive three LEDs with independent current control. A system based on a common anode LED configuration is shown in Figure 6 and consists of a buck-boost converter which provides the voltage to drive the LEDs, three switches connected to the cathodes of the LEDs, a $100-\mathrm{m} \Omega$ resistor used to sense the LED current, and a current DAC to control the LED current.

The STROBE DECODER controls the switch positions as described in the section above. With all switches in the OPEN position, the buck-boost output assumes an output voltage of 3.5 V .

For a common-anode RGB LED configuration (MAP $=0$, default), the BUCK-BOOST output voltage (VLED) assumes a value such that the voltage drop across the sense resistor equals (SW4_IDAC[9:0] $\times 100 \mathrm{~m} \Omega$ ) when SW4 is closed. The exact value of VLED depends on the current setting and the voltage drop across the LED but is limited to 6.5 V . When the STROBE decoder switches from SW4 to SW5, the Buck-Boost assumes a new output voltage such that the sense voltage equals (SW5_IDAC[9:0] $\times 100 \mathrm{~m} \Omega$ ), and finally, when SW6 is selected, $\mathrm{V}_{(\text {RLIM_K })}$ is regulated to (SW6_IDAC[9:0] $\times 100 \mathrm{~m} \Omega$ ).
Similarly, the regulation current setting switches from SW4_IDAC[9:0] to SW5_IDAC[9:0] to SW6_IDAC[9:0] depending on the LED_SEL[1:0] setting with a MAP setting of 1 (cathode-cathode-anode configuration). See Table 2 for details.

### 7.3.3.1 LED Current Accuracy

LED drive current is controlled by a current DAC (digital to analog converter) and can be set independently for switch SW4, SW5, and SW6. The DAC is trimmed to achieve a LED drive current of 272 mA at code $0 \times 100 \mathrm{~h}$ with an accuracy of $\pm 14 \mathrm{~mA}$. The first order gain-error of the DAC can be neglected, therefore the LED driver current accuracy of $\pm 14 \mathrm{~mA}$ can be assumed over the full current range. For example, at full-scale (SWx_IDAC[9:0] = $0 \times 3 F F h$ ) the LED current is regulated to $1030 \mathrm{~mA} \pm 14 \mathrm{~mA}$ or $\pm 1.4 \%$. At the lowest setting ( $0 \times 001 \mathrm{~h}$ ) the LED current is regulated to $20 \mathrm{~mA} \pm 14 \mathrm{~mA}$ and the resulting relative error is large; however this is not a typical operating point for a projector application. A typical drive current for projection LEDs is 300 mA and the resulting regulation error is $<5 \%$.

### 7.3.3.2 Transient Current Limiting

Typically the forward voltages of the GREEN and BLUE diodes are close to each other ( $\sim 3 \mathrm{~V}$ to 4 V ) but $\mathrm{V}_{\mathrm{f}}$ of the RED diode is significantly lower ( 1.8 V to 2.5 V ). This can lead to a current spike in the RED diode when the strobe controller switches from GREEN or BLUE to RED because VLED is regulated to a higher voltage than required to drive the RED diode. DLPA1000 provides transient current limiting for each switch to limit the current in the LEDs during the transition. The transient current limit value is controlled through the ILIM[2:0] bits in the IREG register. The same register also contains three bits to select which switch employs the transient current limiting feature. In a typical application it is required only for the RED diode and the ILIM[2:0] value should be set approximately $10 \%$ higher than the DC regulation current. The effect that the transient current limit has on the LED current is shown in Figure 5.



LEFT: RED LED current without transient current limit. The current overshoots because the buck-boost voltage starts at the (higher) level of the GREEN or BLUE LED.
RIGHT: LED current with transient current limit.
Figure 5. RED LED Current With and Without Transient Current Limit


Figure 6. Block Diagram of the LED Driver Circuitry

### 7.3.4 Measurement System

The measurement system is composed of a 8:1 analog multiplexer (MUX), a programmable-gain amplifier and a comparator. It works together with the DPP processor to provide:

- White-point correction (WPC) by independently adjusting the R/G/B LED currents, after measuring the brightness of each color from an external light sensor.
- A measurement of the battery voltage.
- A measurement of the LED forward voltage.
- A measurement of the exact LED current.
- A measurement of temperature as derived by measuring the voltage across an external thermistor.

A block diagram of the measurement system is shown in Figure 7.


Copyright © 2017, Texas Instruments Incorporated
Figure 7. Block Diagram of the Measurement System

Table 3. Recommended Configuration of the AFE for Different Input Selections

| AFE_SEL[2:0] | SELECTED INPUT | RECOMMENDED GAIN SETTING <br> AFE-GAIN[1:0] | RECOMMENDED SETTING OF <br> AFE_CAL_DIS BIT |
| :---: | :---: | :---: | :--- |
| $0 \times 00 \mathrm{~h}$ | SENS2 | $0 \times 01 \mathrm{~h}(1 \mathrm{x})$ | Setting has no effect on measurement |
| $0 \times 01 \mathrm{~h}$ | VLED | $0 \times 01 \mathrm{~h}(1 \mathrm{x})$ | Setting has no effect on measurement |
| $0 \times 02 \mathrm{~h}$ | VINA | $0 \times 01 \mathrm{~h}(1 \mathrm{x})$ | Setting has no effect on measurement |
| $0 \times 03 \mathrm{~h}$ | SENS1 | $0 \times 01 \mathrm{~h}(1 \mathrm{x})$ | Setting has no effect on measurement |
| $0 \times 04 \mathrm{~h}$ | RLIM_K | SW4 | Set to 1 if sense voltage is $>100 \mathrm{mV}$, <br> otherwise set to 0 (default). |
| $0 \times 05 \mathrm{~h}$ | SW5 $(18 \mathrm{x})$ | Set to 1 if sense voltage is $>200 \mathrm{mV}$, <br> otherwise set to 0 (default). |  |
| $0 \times 06 \mathrm{~h}$ | SW6 | $0 \times 02 \mathrm{~h}(9.5 \mathrm{x})$ | Set to 1 if sense voltage is $>200 \mathrm{mV}$, <br> otherwise set to 0 (default). |
| $0 \times 07 \mathrm{~h}$ |  | $0 \times 02 \mathrm{~h}(9.5 \mathrm{x})$ | Set to 1 if sense voltage is $>200 \mathrm{mV}$, <br> otherwise set to 0 (default). |

### 7.3.5 Protection Circuits

DLPA1000 has several protection circuits to protect the IC as well as the system from damage due to excessive power consumption, die temperature, or over-voltages. These circuits are described below.

### 7.3.5.1 Thermal Warning (HOT) and Thermal Shutdown (TSD)

DLPA1000 continuously monitors the junction temperature and issues a HOT interrupt if temperature exceeds the HOT threshold. If the temperature continues to increase above the thermal shutdown threshold, all rails are disabled and the TSD bit in the INT register is set. Once the temperature drops by $15^{\circ} \mathrm{C}$, the output rails are powered up in sequence and normal operation resumes (DMD_EN bit is not reset by TSD fault).


Figure 8. Definition of the Thermal Shutdown and Hot-Die Temperature Warning

### 7.3.5.2 Low Battery Warning (BAT_LOW) and Undervoltage Lockout (UVLO)

If the battery voltage drops below the BAT_LOW threshold (typically 3 V ) the BAT_LOW interrupt is issued but normal operation continues. Once the battery drops below the undervoltage threshold (typically 2.3 V ) the UVLO interrupt is issued, all rails are powered down in sequence, the DMD_EN bit is reset, and the part enters STANDBY mode. The power rails cannot be re-enabled before the input voltage recovers to > 2.4 V . To reenable the rails, the PROJ_ON pin must be toggled.


Figure 9. Undervoltage Lockout is Asserted When the Input Supply Drops Below the UVLO Threshold

### 7.3.5.3 DMD Regulator Fault (DMD_FLT)

The DMD regulator is continuously monitored to check if the output rails are in regulation and if the inductor current increases as expected during a switching cycle. If either one of the output rails drops out of regulation (e.g. due to a shorted output) or the inductor current does not increase as expected during a switching cycle (due to a disconnected inductor), the DMD_FLT interrupt bit is set in the INT register, the DMD_EN bit is reset, and the DMD regulator is shut down. Resetting the DMD_EN bit also causes the LED driver to power down. To restart the system, the PROJ_ON pin must be toggled.

### 7.3.5.4 V6V Power-Good (V6V_PGF) Fault

The VLED buck-boost requires the V6V rail for proper operation. The rail is continuously monitored and should the output drop below the power-good threshold, the V6V_PGF bit is set. The buck-boost is disabled and attempts to restart automatically.

### 7.3.5.5 VLED Over-Voltage (VLED_OVP) Fault

If the buck-boost output voltage rises above 6.5 V , the VLED_OVP interrupt is set but the buck-boost regulator is not turned off. A typical condition to cause this fault is an open LED.

### 7.3.6 Interrupt Pin (INTZ)

The interrupt pin is used to signal events and fault conditions to the host processor. Whenever a fault or event occurs in the IC, the corresponding interrupt bit is set in the INT register, and the open-drain output is pulled low. The INTZ pin is released (returns to HiZ state) and fault bits are cleared when the INT register is read by the host. However, if a failure persists, the corresponding INT bit remains set and the INTZ pin is pulled low again after a maximum of $32 \mu \mathrm{~s}$.
Interrupt events include fault conditions such as power-good faults, over-voltage, over-temperature shut-down, and under-voltage lock-out.
The MASK register is used to mask events from generating interrupts, i.e. from pulling the INTZ pin low. The MASK settings affect the INTZ pin only and have no impact on protection and monitor circuits themselves. When an interrupt is masked, the event causing the interrupt still sets the corresponding bit in the INT register. However, it does not pull the INTZ pin low.

Note that persisting fault conditions such as thermal shutdown can cause the INTZ pin to be pulled low for an extended period of time which can keep the host in a loop trying to resolve the interrupt. If this behavior is not desired, set the corresponding mask bit after receiving the interrupt and keep polling the INT register to see when the fault condition has disappeared. After the fault is resolved, unmask the interrupt bit again.

### 7.3.7 Serial Peripheral Interface (SPI)

DLPA1000 provides a 4-wire SPI port that supports high-speed serial data transfers up to 33.3 MHz . Register and data buffer write and read operations are supported. The SPI_CSZ input serves as the active low chip select for the SPI port. The SPI_CSZ input must be forced low in order to write or read registers and data buffers. When SPI_CSZ is forced high, the data at the SPI_DIN input is ignored, and the SPI_DOUT output is forced to a high-impedance state. The SPI_DIN input serves as the serial data input for the port; the SPI_DOUT output serves as the serial data output. The SPI_CLK input serves as the serial data clock for both the input and output data. Data is latched at the SPI_DIN input on the rising edge of SPI_CLK, while data is clocked out of the SPI_DOUT output on the falling edge of SPI_CLK. Figure 10 illustrates the SPI port protocol. Byte 0 is referred to as the command byte, where the most significant bit is the write/not read bit. For the $\mathrm{W} / \mathrm{nR}$ bit, a 1 indicates a write operation, while a 0 indicates a read operation. The remaining seven bits of the command byte are the register address targeted by the write or read operation. The SPI port supports write and read operations for multiple sequential register addresses through the implementation of an auto-increment mode. As shown in Figure 10, the auto-increment mode is invoked by simply holding the SPI_CSZ input low for multiple data bytes. The register address is automatically incremented after each data byte transferred, starting with the address specified by the command byte. After reaching address $0 \times 7$ Fh the address pointer jumps back to $0 \times 00 \mathrm{~h}$.


Figure 10. SPI Protocol

### 7.4 Device Functional Modes

Table 4. Modes of Operation

| MODE | DESCRIPTION |
| :--- | :--- |
| OFF | This is the lowest-power mode of operation. All power functions are turned off, registers are reset to their default values and <br> the IC does not respond to SPI commands. RESETZ and PWR_EN pins are pulled low. The IC will enter OFF mode <br> whenever the PROJ_ON pin is pulled low. |
| RESET | Logic core and registers are reset to default values, the IC does not respond to SPI commands, RESETZ and PWR_EN pins <br> are pulled low, but the analog reference system is kept alive. The device enters RESET state when the input voltage drops <br> below the UVLO threshold. |
| STANDBY | All power functions are turned off but the IC does respond to the SPI interface. The device enters STANDBY mode when <br> PROJ_ON pins is high, but DMD_EN bit is set to 0. Also, device enters STANDBY mode when a fault on the DMD regulator <br> occurs or the temperature increases above thermal shutdown threshold (TSD). (1) |
| ACTIVE1 | The DMD supplies are powered up but LED power (VLED) and the STROBE DECODER are disabled. PROJ_ON pin must <br> be high, DMD_EN bit must be set to 1, and VLED_EN bit set to 0. |
| ACTIVE2 | DMD supplies, LED power and STROBE DECODER are enabled. PROJ_ON pin must be high and DMD_EN and VLED_EN <br> bits must both be set to 1. |

(1) DMD_EN power-up default is 1 . Once the bit is set to 0 , the PROJ_ON pin must be toggled to recover the bit to 1 .


Figure 11. State Diagram

### 7.5 Programming

### 7.5.1 Password Protected Registers

Register address $0 \times 11 \mathrm{~h}$ through $0 \times 27 \mathrm{~h}$ can be read-accessed the same way as any other register but are protected against accidental write operations through the PASSWORD register (address 0x10h). To write to a protected register, first:

- Write data $0 x B A h$ to register address $0 x 10 h$, then
- Write data 0xBEh to register address $0 \times 10 \mathrm{~h}$.


## Programming (continued)

Both writes must be consecutive, i.e. there must be no other read or write operation in between sending the two bytes. Once the password has been successfully written, register $0 \times 11 \mathrm{~h}$ through $0 \times 27 \mathrm{~h}$ are unlocked and can be write accessed using the regular SPI protocol. They remain unlocked until any byte other than 0xBAh is written to the PASSWORD register or the part is power cycled.

To check if the registers are unlocked, read back the PASSWORD register. If the data returned is $0 \times 00 \mathrm{~h}$, the registers are locked. If the PASSWORD register returns $0 \times 01 \mathrm{~h}$, the registers are unlocked.

### 7.6 Register Maps

Table 5. Register Address Map

| Address | Acronym | Register Name | Section |
| :---: | :--- | :--- | :--- |
| $0 \times 00 \mathrm{~h}$ | CHIPID | Chip revision register | Go |
| $0 \times 01 \mathrm{~h}$ | ENABLE | Enable register | Go |
| $0 \times 02 \mathrm{~h}$ | IREG | Transient-current limit settings | Go |
| $0 \times 03 \mathrm{~h}$ | SW4MSB | Regulation current MSBs, SW4 | Go |
| $0 \times 04 \mathrm{~h}$ | SW4LSB | Regulation current LSBs, SW4 | Go |
| $0 \times 05 \mathrm{~h}$ | SW5MSB | Regulation current MSBs, SW5 | Go |
| $0 \times 06 \mathrm{~h}$ | SW5LSB | Regulation current LSBs, SW5 | Go |
| $0 \times 07 \mathrm{~h}$ | SW6MSB | Regulation current MSBs, SW6 | Go |
| $0 \times 08 \mathrm{~h}$ | SW6LSB | Regulation current LSBs, SW6 | Go |
| $0 \times 09 \mathrm{~h}$ | RESERVED | Reserved |  |
| $0 \times 0$ Ah | AFE | AFE (MUX) control | Go |
| $0 \times 0$ Bh | BBM | Break before make timing | Go |
| $0 \times 0 \mathrm{Ch}$ | INT | Interrupt register | Go |
| $0 \times 0 \mathrm{Dh}$ | INT MASK | Interrupt mask register | Go |
| $0 \times 10 \mathrm{~h}$ | PASSWORD | Password register | Go |
| $0 \times 11 \mathrm{~h}$ | SYSTEM | System configuration register | Go |
| $0 \times 20 \mathrm{~h}$ | BYTE0 | User EEPROM, Byte0 | Go |
| $0 \times 21 \mathrm{~h}$ | BYTE1 | User EEPROM, Byte1 | Go |
| $0 \times 22 \mathrm{~h}$ | BYTE2 | User EEPROM, Byte2 | Go |
| $0 \times 23 \mathrm{~h}$ | BYTE3 | User EEPROM, Byte3 | Go |
| $0 \times 24 \mathrm{~h}$ | BYTE4 | User EEPROM, Byte4 | Go |
| $0 \times 25 \mathrm{~h}$ | BYTE5 | User EEPROM, Byte5 | Go |
| $0 \times 26 \mathrm{~h}$ | BYTE6 | User EEPROM, Byte6 | Go |
| $0 \times 27 \mathrm{~h}$ | BYTE7 | User EEPROM, Byte7 | Go |

### 7.6.1 Chip ID (CHIPID) Register (address = 0x00h) [reset = A6h]

Figure 12. CHIPID Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHIPID[7:0] |  |  |  |  |  |  |  |
| R-A6h |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; $-\mathrm{n}=$ value after reset
Table 6. CHIPID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | CHIPID | R | A6h | 1010 0000b = DLPA1000 (Rev 1p0) <br> $10100010 \mathrm{~b}=$ DLPA1000 (Rev 1p1) <br> $10100110 \mathrm{~b}=$ DLPA1000 (Rev 1p2) |

### 7.6.2 Enable (ENABLE) Register (address = 0x01h) [reset = 3h]

Figure 13. ENABLE Register

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESERVED |  |  | 0 |  |
|  | R-Oh | DMD_EN | VLED_EN |  |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 7. ENABLE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-2 | RESERVED | R | Oh | N/A |
| 1 | DMD_EN | R/W | 1h | DMD Regulator enable/status bit <br> Ob = disabled (OFF) <br> $1 \mathrm{~b}=$ enabled (ON) <br> NOTE: Power-up default is 1 . Once set to 0 , the PROJ_ON pin must be toggled to set the bit back to 1 . If bit is set to 0, VLED buck-boost will automatically be disabled. |
| 0 | VLED_EN | R/W | 1h | VLED Buck-Boost enable bit <br> $0 \mathrm{~b}=$ disabled (OFF) <br> $1 \mathrm{~b}=$ enabled (ON) <br> NOTE: Bit does not reflect current status of VLED buck-boost. <br> NOTE: If VLED is disabled, RGB Strobe Decoder will automatically be disabled |

### 7.6.3 Switch Transient Current Limit (IREG) Register (address = 0x02h) [reset = 28h]

Figure 14. IREG Register

| 7 | 6 | 5 | 4 | 2 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  | ILIM[2:0] |  | SW6LIM_EN | SW5LIM_EN | SW4LIM_EN |
| R-Oh | R/W-5h |  | R/W-Oh | R/W-Oh | R/W-Oh |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 8. IREG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh | N/A |
| 5-3 | ILIM[2:0] | R/W | 5h | $\begin{aligned} & \text { Transient current-limit } \\ & 000 \mathrm{~b}=260 \mathrm{~mA} \\ & 001 \mathrm{~b}=300 \mathrm{~mA} \\ & 010 \mathrm{~b}=345 \mathrm{~mA} \\ & 011 \mathrm{~b}=385 \mathrm{~mA} \\ & 100 \mathrm{~b}=440 \mathrm{~mA} \\ & 101 \mathrm{~b}=660 \mathrm{~mA} \\ & 110 \mathrm{~b}=880 \mathrm{~mA} \\ & 111 \mathrm{~b}=1250 \mathrm{~mA} \end{aligned}$ <br> NOTE: Transient current limit should always be set higher than regulation current |
| 2 | SW6LIM_EN | R/W | Oh | Transient current-limit enable for SW6 $0 \mathrm{~b}=$ transient current-limit is disabled $1 \mathrm{~b}=$ transient current-limit is enabled |
| 1 | SW5LIM_EN | R/W | Oh | Transient current-limit enable for SW5 $\mathrm{Ob}=$ transient current-limit is disabled <br> $1 \mathrm{~b}=$ transient current-limit is enabled |
| 0 | SW4LIM_EN | R/W | Oh | Transient current-limit enable for SW4 $\mathrm{Ob}=$ transient current-limit is disabled <br> $1 \mathrm{~b}=$ transient current-limit is enabled |

### 7.6.4 SW4 LED DC Regulation Current, MSB (SW4MSB) Register (address = 0x03h) [reset = Oh]

Figure 15. SW4MSB Register

| 7 | 6 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | RESERVED |  | 1 |  |
|  | R-Oh | SW4_IDAC[9:8] |  |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 9. SW4MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | RESERVED | R | Oh | N/A |
| $1-0$ | SW4_IDAC[9:8] | R/W | Oh | Switch4 DC regulation, most significant byte (MSB) |

7.6.5 SW4 LED DC Regulation Current, LSB (SW4LSB) Register (address = 0x04h) [reset = Oh]

Figure 16. SW4LSB Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEGEND: R/W = Read/Write; R = Read only; $-\mathrm{n}=$ value after reset
Table 10. SW4LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | SW4_IDAC[7:0] | R/W | Oh | Switch4 DC current limit, least significant byte (MSB) |


| SW4_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW4_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW4_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW4_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000h | 0 mA | 0x100h | 272 mA | 0x200h | 525 mA | 0x300h | 777.99 mA |
| 0x001h | 19.99 mA | 0x101h | 272.99 mA | 0x201h | 525.98 mA | 0x301h | 778.98 mA |
| 0x002h | 20.98 mA | 0x102h | 273.98 mA | 0x202h | 526.97 mA | 0x302h | 779.97 mA |
| ... | ... | ... | ... | ... | ... | ... | ... |
| 0x0FEh | 270.02 mA | 0x1FEh | 523.602 mA | 0x2FEh | 776.02 mA | 0x3FEh | 1029.01 mA |
| 0x0FFh | 271.01 mA | 0x1FFh | 524.01 mA | 0x2FFh | 777 mA | $0 \times 3 F F h$ | 1030 mA |

(1) Values shown are for a typical unit at $T_{A}=25^{\circ} \mathrm{C}$. Typical step size is $988 \mu \mathrm{~A}$.

### 7.6.6 SW5 LED DC Regulation Current, MSB (SW5MSB) Register (address = 0x05h) [reset = Oh]

Figure 17. SW5MSB Register

| 7 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: |
|  | RESERVED |  | 0 |  |
|  | R-Oh |  | SW5_IDAC[9:8] |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 11. SW5MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | RESERVED | R | Oh | N/A |
| $1-0$ | SW5_IDAC[9:8] | R/W | Oh | Switch5 DC regulation, most significant byte (MSB) |

### 7.6.7 SW5 LED DC Regulation Current, LSB (SW5LSB) Register (address = 0x06h) [reset = Oh]

Figure 18. SW5LSB Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $-\mathrm{n}=$ value after reset
Table 12. SW5LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | SW5_IDAC[7:0] | R/W | Oh | Switch5 DC current limit, least significant byte (LSB) |


| SW5_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW5_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW5_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW5_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000h | 0 mA | 0x100h | 272 mA | 0x200h | 525 mA | 0x300h | 777.99 mA |
| 0x001h | 19.99 mA | $0 \times 101 \mathrm{~h}$ | 272.99 mA | $0 \times 201 \mathrm{~h}$ | 525.98 mA | $0 \times 301 \mathrm{~h}$ | 778.98 mA |
| 0x002h | 20.98 mA | 0x102h | 273.98 mA | 0x202h | 526.97 mA | 0x302h | 779.97 mA |
| ... | ... | ... | ... | ... | ... | ... | ... |
| 0x0FEh | 270.02 mA | 0x1FEh | 523.602 mA | 0x2FEh | 776.02 mA | $0 \times 3 F E h$ | 1029.01 mA |
| 0x0FFh | 271.01 mA | 0x1FFh | 524.01 mA | $0 \times 2 \mathrm{FFh}$ | 777 mA | $0 \times 3 F F h$ | 1030 mA |

(1) Values shown are for a typical unit at $T_{A}=25^{\circ} \mathrm{C}$. Typical step size is $988 \mu \mathrm{~A}$.

## DLPA1000

SLVSDP7A -FEBRUARY 2017-REVISED MAY 2017
www.ti.com

### 7.6.8 SW6 LED DC Regulation Current, MSB (SW6MSB) Register (address = 0x07h) [reset = Oh]

Figure 19. SW6MSB Register

| 7 | 6 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
|  | RESERVED |  | 1 |  |
|  | R-0h |  | SW6_IDAC[9:8] |  |

LEGEND: R/W = Read/Write; R = Read only; - $\mathrm{n}=$ value after reset

## Table 13. SW6MSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-2$ | RESERVED | R | Oh | N/A |
| $1-0$ | SW6_IDAC[9:8] | R/W | Oh | Switch6 DC regulation, most significant byte (MSB) |

### 7.6.9 SW6 LED DC Regulation Current, LSB (SW6LSB) Register (address = 0x08h) [reset = Oh]

Figure 20. SW6LSB Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $-\mathrm{n}=$ value after reset
Table 14. SW6LSB Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | SW6_IDAC[7:0] | R/W | Oh | Switch6 DC current limit, least significant byte (LSB) |


| SW6_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW6_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW6_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ | SW6_IDAC[9:0] | $\begin{aligned} & \text { LED } \\ & \text { CURRENT }{ }^{(1)} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x000h | 0 mA | 0x100h | 272 mA | 0x200h | 525 mA | 0x300h | 777.99 mA |
| 0x001h | 19.99 mA | $0 \times 101 \mathrm{~h}$ | 272.99 mA | $0 \times 201 \mathrm{~h}$ | 525.98 mA | $0 \times 301 \mathrm{~h}$ | 778.98 mA |
| 0x002h | 20.98 mA | 0x102h | 273.98 mA | 0x202h | 526.97 mA | 0x302h | 779.97 mA |
| ... | ... | ... | ... | ... | ... | ... | ... |
| 0x0FEh | 270.02 mA | 0x1FEh | 523.602 mA | 0x2FEh | 776.02 mA | $0 \times 3 F E h$ | 1029.01 mA |
| 0x0FFh | 271.01 mA | 0x1FFh | 524.01 mA | $0 \times 2 \mathrm{FFh}$ | 777 mA | $0 \times 3 F F h$ | 1030 mA |

(1) Values shown are for a typical unit at $T_{A}=25^{\circ} \mathrm{C}$. Typical step size is $988 \mu \mathrm{~A}$.

### 7.6.10 Analog Front End Control (AFE) Register (address = 0x0Ah) [reset $=0 \mathrm{~h}$ ]

Figure 21. AFE Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | AFE_EN | AFE_CAL_DIS | AFE_GAIN[1:0] | AFE_SEL[2:0] |  |  |
| R-Oh | R-Oh | R/W-Oh | R/W-0h | R/W-Oh |  |  |

LEGEND: R/W = Read/Write; $\mathrm{R}=$ Read only; $-\mathrm{n}=$ value after reset
Table 15. AFE Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED | R | Oh | N/A |
| 6 | AFE_EN | R | Oh | Enable bit for AFE <br> $0 b=A F E$ is disabled <br> $1 b=A F E$ is enabled <br> NOTE: Comparator output is in HiZ state when disabled. |
| 5 | AFE_CAL_DIS | R/W | Oh | Calibration disable bit. Set this bit high to disable the factory calibration setting. May result in lower offset error if sensed input voltage level is significantly greater than 40 mV (see Table 3). <br> $\mathrm{Ob}=$ Factory calibration setting is enabled <br> $1 \mathrm{~b}=$ Factory calibration setting is disabled |
| 4-3 | AFE_GAIN | R/W | Oh | Gain setting of the programmable gain amplifier $00 \mathrm{~b}=$ amplifier is off $01 \mathrm{~b}=1 \mathrm{x}$ $10 \mathrm{~b}=9.5 \mathrm{x}$ $11 \mathrm{~b}=18 \mathrm{x}$ |
| 2-0 | AFE_SEL[2:0] | R/W | Oh | AFE Multiplexer control 000b = SENS2 <br> $001 \mathrm{~b}=$ VLED <br> 010b = VINA <br> 011b = SENS 1 <br> 100b = RLIM_K <br> 101b = SW4 <br> $110 \mathrm{~b}=$ SW5 <br> $111 \mathrm{~b}=$ SW6 |

### 7.6.11 Strobe Decode - Break Before Make Timing Control (BBM) Register (address = 0x0Bh) [reset = Oh]

Figure 22. BBM Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEGEND: R/W = Read/Write; R = Read only; $-\mathrm{n}=$ value after reset
Table 16. BBM Register Field Descriptions

| Bit | Field | Type | Reset | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Break before make timing. Time between opening one set of switches and closing the next set. ${ }^{(1)}$ |  |  |  |
| 7-0 | BBM[7:0] | R/W | Oh | $\begin{aligned} & 0 \times 00=222 \mathrm{~ns} \\ & 0 \times 01=333 \mathrm{~ns} \\ & 0 \times 02=444 \mathrm{~ns} \\ & \ldots \\ & 0 \times 3 \mathrm{E}=7104 \mathrm{~ns} \\ & 0 \times 3 \mathrm{~F}=7215 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & 0 \times 40=7326 \mathrm{~ns} \\ & 0 \times 41=7437 \mathrm{~ns} \\ & 0 \times 42=7548 \mathrm{~ns} \\ & \ldots \\ & 0 \times 7 \mathrm{E}=14208 \mathrm{~ns} \\ & 0 \times 7 \mathrm{~F}=14319 \mathrm{~ns} \end{aligned}$ | $\begin{aligned} & \begin{array}{l} 0 \times 80=14430 \mathrm{~ns} \\ 0 \times 81=14451 \mathrm{~ns} \\ 0 \times 82=14652 \mathrm{~ns} \\ \cdots \\ 0 \times B E=21312 \mathrm{~ns} \\ 0 \times B F=21423 \mathrm{~ns} \end{array} \end{aligned}$ | $\begin{aligned} & 0 \times C 0=21534 \mathrm{~s} \\ & 0 \mathrm{XC1}=21645 \mathrm{~ns} \\ & 0 \times \mathrm{C} 2=21756 \mathrm{~ns} \\ & \ldots \\ & \mathrm{OXFE}=28416 \mathrm{~ns} \\ & 0 \times F F=28527 \mathrm{~ns} \end{aligned}$ |

[^0]
### 7.6.12 Interrupt (INT) Register (address = 0x0Ch) [reset = X]

Figure 23. INT Register

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VLED_OVP | V6V_PGF | PROJ_ON | DMD_FLT | UVLO | BAT_LOW | TSD | HOT |
| R-X | R-X | R-X | R-X | R-X | R-X | R-X | R-X |

LEGEND: R/W = Read/Write; $R=$ Read only; $-n=$ value after reset; $X=$ undefined
Table 17. INT Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | VLED_OVP | R | X | VLED BUCK_BOOST over-voltage fault interrupt (normal operation resumes) <br> $\mathrm{Ob}=$ No fault <br> $1 \mathrm{~b}=$ BUCK-BOOST output is above OVP threshold |
| 6 | V6V_PGF | R | X | V6V power-good fault interrupt. (normal operation resumes) Ob = No fault <br> $1 \mathrm{~b}=\mathrm{V} 6 \mathrm{~V}$ is not in regulation |
| 5 | PROJ_ON | R | X | PROJ_ON interrupt (part enters OFF mode) $\mathrm{Ob}=\overline{\mathrm{PROJ}}$ _ON pin is pulled high, normal mode $1 \mathrm{~b}=$ PROJ_ON pin is pulled low. Alerts the DPP that DMD regulator is about to shut down. |
| 4 | DMD_FLT | R | X | DMD REGULATOR FAULT (part enters STANDBY mode and <br> DMD_EN bit is cleared) <br> $0 \mathrm{~b}=\overline{\mathrm{N}}$ o fault <br> $1 \mathrm{~b}=$ The inductor current is not increasing at the correct rate. Likely to be caused by an open inductor or one of the regulator outputs has dropped below the power-good threshold. Likely to be caused by a short. <br> NOTE: DMD_FLT resets DMD_EN bit to 0 . |
| 3 | UVLO | R | X | Undervoltage lockout threshold (sensed at VINA pin) (part enters RESET state) <br> $\mathrm{Ob}=$ Battery voltage is above the UVLO threshold <br> $1 \mathrm{~b}=$ Battery voltage has dropped below the UVLO threshold NOTE: UVLO resets DMD_EN bit to 0.25 ms after UVLO interrupt part enters RESET state with SPI disabled. |
| 2 | BAT_LOW | R | X | Low-Battery warning (sensed at VINA pin) (normal operation resumes) <br> $\mathrm{Ob}=$ Battery voltage is above the low-battery threshold <br> $1 \mathrm{~b}=$ Battery voltage has dropped below the low-battery threshold |
| 1 | TSD | R | X | Thermal Shutdown interrupt (part enters STANDBY mode, DMD EN bit is not cleared) <br> $0 \mathrm{~b}=\overline{\mathrm{D}}$ ie temperature is below the thermal shut-down threshold $1 \mathrm{~b}=$ Die temperature is above thermal shut-down threshold or has not cooled down enough to recover from TSD |
| 0 | HOT | R | X | Thermal warning interrupt (normal operation resumes) $\mathrm{Ob}=$ Die temperature is normal operating range $1 \mathrm{~b}=$ Die temperature is above the HOT threshold or has not cooled down enough to recover from HOT |

### 7.6.13 Interrupt Mask (MASK) Register (address = 0x0Dh) [reset = Oh]

Figure 24. MASK Register

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VLED_OVPM | V6V_PGM | PROJ_ONM | DMD_FLTM | UVLOM | BAT_LOWM | TSDM | HOTM |
| R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh | R/W-Oh |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 18. MASK Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | VLED_OVPM | R/W | Oh | VLED BUCK_BOOST over-voltage fault interrupt mask $0 \mathrm{~b}=$ interrupt is not masked. $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 6 | V6V_PGM | R/W | Oh | VLED BUCK_BOOST power-good fault interrupt mask $\mathrm{Ob}=$ no fault $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 5 | PROJ_ONM | R/W | Oh | PROJ_ON interrupt mask <br> $0 \mathrm{~b}=$ interrupt is not masked. <br> $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 4 | DMD_FLTM | R/W | Oh | DMD REGULATOR fault mask $0 \mathrm{~b}=$ interrupt is not masked. $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 3 | UVLOM | R/W | Oh | Undervoltage lockout threshold (sensed at VINA pin) mask $0 \mathrm{~b}=$ interrupt is not masked. <br> $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 2 | BAT_LOWM | R/W | Oh | Low-Battery warning (sensed at VINA pin) mask $0 \mathrm{~b}=$ interrupt is not masked. <br> $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 1 | TSDM | R/W | Oh | Thermal Shutdown interrupt mask $0 \mathrm{~b}=$ interrupt is not masked. <br> $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |
| 0 | HOTM | R/W | Oh | Thermal warning interrupt mask $0 \mathrm{~b}=$ interrupt is not masked. <br> $1 \mathrm{~b}=$ Interrupt is masked. INTZ pin is not pulled low when interrupt bit is set. |

### 7.6.14 Password (PASSWORD) Register (address = 0x10h) [reset = Oh]

Figure 25. PASSWORD Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 19. PASSWORD Register Field Descriptions

$\left.\begin{array}{|c|l|l|l|l|}\hline \text { Bit } & \text { Field } & \text { Type } & \text { Reset } & \text { Description }{ }^{(1)} \\ \hline 7-0 & \text { PASSWORD[7:0] } & & \text { R/W } & \text { Oh }\end{array} \begin{array}{l}\text { To write-access protected registers write 0xBAh followed by } \\ \text { 0xBEh to the register. Both writes need to be consecutive. } \\ \text { To lock protected registers, write 0x00h. } \\ \text { Reading the PASSWORD register returns 0x00h if the protected } \\ \text { registers are locked for write access and 0x01h if they are } \\ \text { unlocked. }\end{array}\right]$
(1) Protected registers can be read-accessed without writing to the PASSWORD register.

### 7.6.15 System Configuration (SYSTEM) Register (address =0x11h) [reset = Oh]

Figure 26. SYSTEM Register

| 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESERVED | EEPROG | RESERVED | MAP |  |
|  | R-Oh | R/W-Oh | R/W-0h |  |  |
| LEGEND: R/W = Read/Write; R = Read only; $-n=$ value after reset |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 20. SYSTEM Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-3$ | RESERVED | R | Oh | N/A |
| 2 | EEPROG | R/W | Oh | EEPROM programming bit. When set high, BYTEO through BYTE7 <br> settings are committed to EEPROM and become new power-up <br> default values. <br> To program the EEPROM, set this bit high and back low after 50 <br> ms. Power must not be interrupted during EEPROM programming <br> to prevent loss of data. |
| 1 | RESERVED | R/W | Oh | This bit should always be set to 0. |
| 0 | MAP | R/W | Oh | Switch map selector bit: <br> 0b = Common anode configuration <br> 1b = Cathode-cathode-anode configuration <br> NOTE: See switch control section for details. |

### 7.6.16 EEPROM User Register, Byte0 (BYTEO) (address = 0x20h) [reset = 0h]

Figure 27. BYTEO Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTEO[7:0] |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 21. BYTEO Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE0[7:0] | R/W | Oh | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

7.6.17 EEPROM User Register, Byte1 (BYTE1) (address $=0 \times 21 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}$ ]

Figure 28. BYTE1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE1[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; $-\mathrm{n}=$ value after reset
Table 22. BYTE1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE1[7:0] | R/W | 0h | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

### 7.6.18 EEPROM User Register, Byte2 (BYTE2) (address = 0x22h) [reset = Oh]

Figure 29. BYTE2 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE2[7:0] |  |  |  |  |  |  |  |
| R/W-0h |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 23. BYTE2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE2[7:0] | R/W | Oh | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

7.6.19 EEPROM User Register, Byte3 (BYTE3) (address $=0 \times 23 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}$ ]

Figure 30. BYTE3 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE3[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; $R=$ Read only; $-n=$ value after reset
Table 24. BYTE3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE3[7:0] | R/W | 0h | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

### 7.6.20 EEPROM User Register, Byte4 (BYTE4) (address = 0x24h) [reset = 0h]

Figure 31. BYTE4 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE4[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; - $\mathrm{n}=$ value after reset

## Table 25. BYTE4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE4[7:0] | R/W | Oh | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

### 7.6.21 EEPROM User Register, Byte5 (BYTE5) (address = 0x25h) [reset $=\mathbf{0 h}$ ]

Figure 32. BYTE5 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE5[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; $-\mathrm{n}=$ value after reset
Table 26. BYTE5 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE5[7:0] | R/W | 0h | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

### 7.6.22 EEPROM User Register, Byte6 (BYTE6) (address = 0x26h) [reset = 0h]

Figure 33. BYTE6 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE6[7:0] |  |  |  |  |  |  |
| R/W-0h |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 27. BYTE6 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE6[7:0] | R/W | Oh | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

7.6.23 EEPROM User Register, Byte7 (BYTE7) (address $=0 \times 27 \mathrm{~h}$ ) [reset $=0 \mathrm{~h}$ ]

Figure 34. BYTE7 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE7[7:0] |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

LEGEND: R/W = Read/Write; $R=$ Read only; $-n=$ value after reset
Table 28. BYTE7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | BYTE7[7:0] | R/W | 0h | User programmable EEPROM. See Table 20 for detail on how to <br> program EEPROM. |

## 8 Application and Implementation

## NOTE

Information in the following applications sections is not part of the Tl component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

A DLPC2607 controller can be used with a DLP2000 DMD to provide a compact, reliable, high-efficiency display solution for many different video display applications. DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions with the primary direction being into collection optics within a projection lens. The projection lens sends the light to the destination needed for the application. Each application is derived primarily from the optical architecture of the system and the format of the pixel data being input into the DLPC2607.
In display applications using the DLP2000 DMD, the DLPA1000 provides necessary analog functions including analog power supplies and an RGB LED driver to provide a robust and efficient display solution. Display applications of interest include pico-projectors embedded in display devices like smart phones, tablets, cameras, and camcorders. Other applications include wearable (near-eye) displays, battery-powered mobile accessory, interactive display, low latency gaming displays, and digital signage.

### 8.2 Typical Application

A common application when using DLPA1000 with DLP2000 DMD and DLPC2607 controller is creating a picoprojector embedded in a handheld product. For example, a pico-projector may be embedded in a smart phone, a tablet, a camera, or camcorder. The DLPC2607 in the pico-projector embedded module typically receives images from a host processor within the product as shown in Figure 35. DLPA1000 provides power supply sequencing and controls the LED currents as required by the application.


Figure 35. Typical Standalone Projector System Block Diagram

## DLPA1000

SLVSDP7A -FEBRUARY 2017-REVISED MAY 2017
www.ti.com

## Typical Application (continued)

### 8.2.1 Design Requirements

A pico-projector is created by using a DLP chipset comprised of a DMD such as the DLP2000, a controller such as the DLPC2607, and a PMIC/LED driver such as the DLPA1000. The DLPA1000 provides the needed analog functions for the projector, the DLPC2607 does the digital image processing, and the DMD is the display device for producing the projected image. In addition to the three critical DLP components, other chips may be needed for the full system design, such as the battery (SYSPWR), a regulated $1.8-\mathrm{V}$ supply for the controller VIO, and a regulated $1-\mathrm{V}$ supply for the controller VCORE.
The DLPA1000 provides power to the illumination source for the DMD, typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico-projector. The entire pico-projector can be turned on and off by using a single signal called PROJ_ON. When PROJ_ON is high, the projector turns on and begins displaying images. When PROJ_ON is set low, the projector turns off and draws just microamps of current on SYSPWR. When PROJ_ON is set low, the $1.8-\mathrm{V}$ and $1-\mathrm{V}$ supplies can remain active to be used by other nonprojector sections of the product.

### 8.2.2 Detailed Design Procedure

The DLPA1000 contains a buck-boost regulator for the LEDs, boost regulators for the DMD rails, and internal LDOs for logic state control and operation. Each regulator requires a few external components to operate, referenced by their designators in Figure 36 and Figure 38, and all capacitors should maintain the recommended values at expected operating temperatures and bias voltages.

## Typical Application (continued)



Figure 36. Schematic

### 8.2.2.1 VLED Buck-Boost

The VLED buck-boost provides the necessary voltages for the LED array capable of supporting both common anode and cathode-cathode-anode RGB LEDs. Configurations for both packages are detailed in the RGB Strobe Decoder section. Alternatively, a design could utilize an optical engine from an OEM that specializes in designing optics for DLP projectors, which typically integrate the LEDs and DMD into a single module. Current sensing through the LEDs is accomplished with a high-precision ( $0.1 \%$ ) $100-\mathrm{m} \Omega$ sense resistor (R34) connecting RLIM to GND, with a separate trace providing a Kelvin connection to RLIM_K directly from the pad of the sense resistor.

## Typical Application (continued)

The VLED buck-boost utilizes a single $2.2-\mu \mathrm{H}$ inductor (L2) to generate the voltages for the LED array, bridging the pins labeled L 1 to the pins labeled L 2 . The buck-boost also requires a $1-\mu \mathrm{F}$ input bypass capacitor (C6) connecting VINL to GND, and two $10-\mu \mathrm{F}$ output filter capacitors (C9 and C10) connecting VLED to GND. Ensure the inductor can handle the expected operating currents and refer to Calculating Inductor Peak Current to calculate the expected peak current for a design that can saturate the inductor's core.

### 8.2.2.1.1 Calculating Inductor Peak Current

To properly configure the DLPA1000 device, a $2.2-\mu \mathrm{H}$ inductor (L2) must be connected between pins L1 and L2. The peak current for the inductor in steady state operation can be calculated.
Equation 1 shows how to calculate the peak current $I_{1}$ in step down mode operation and Equation 2 shows how to calculate the peak current $I_{2}$ in boost mode operation. VIN1 is the maximum input voltage VIN2 is the minimum input voltage, $f$ is the switching frequency ( 2.25 MHz ) and L the inductor value $(2.2 \mu \mathrm{H})$.

$$
\begin{align*}
& I_{1}=\frac{I_{O U T}}{0.8}+\frac{V_{O U T}\left(V_{I N 1}-V_{O U T}\right)}{2 \times V_{I N 1} \times f \times L}  \tag{1}\\
& I_{2}=\frac{V_{O U T} \times I_{O U T}}{0.8 \times V_{I N 2}}+\frac{V_{I N 2}\left(V_{O U T}-V_{I N 2}\right)}{2 \times V_{O U T} \times f \times L} \tag{2}
\end{align*}
$$

The critical current value for selecting the right inductor is the higher value of $\mathrm{I}_{1}$ and $\mathrm{I}_{2}$. It also needs to be taken into account that load transients and error conditions may cause higher inductor currents. This also needs to be taken into account when selecting an appropriate inductor. Internally the switching current is limited to 2.2 A .

### 8.2.2.2 DMD Supplies

The PMIC also utilizes a single inductor (L1) to generate the low-current $-10-\mathrm{V}, 16-\mathrm{V}$, and $8.5-\mathrm{V}$ supplies. Connect the inductor from SWP to SWN, and use a Schottky diode (D6) to generate the -10 V by connecting the cathode of the diode to the SWN side of the inductor and the anode of the diode to the load (VRST). Place a 220-nF filter cap (C8) from VRST to GND and bridge VRST to the feedback pin (REF_VRST) using a $100-\mathrm{k} \Omega$ resistor (R27). Bypass VINR to GND using a $10-\mu$ F capacitor (C7), and ensure VBIAS and VOFS each have dedicated 220-nF output filter capacitors (C11 and C12).

### 8.2.2.3 LDOs and Digital Logic

Ensure V2V5 has a $2.2-\mu \mathrm{F}$ output capacitor (C1), and that V6V has a $100-\mathrm{nF}$ output capacitor (C3). It is critical that V2V5 externally connects to the TEST pin (R1), otherwise the PMIC will be unable to operate. UVLO for this device is typically 2.3 V .

### 8.2.3 Application Curve



Figure 37. Power-Up Sequence: PROJ_ON Asserted

## 9 Power Supply Recommendations

The DLPA1000 is designed to operate from a $2.3-\mathrm{V}$ to $6-\mathrm{V}$ input voltage supply or battery. To avoid insufficient supply current due to line drop, ringing due to trace inductance at the VIN terminal, or supply peak current limitations, additional bulk capacitance may be required. Electrolytic or tantalum type capacitors can dampen ringing often caused by ceramic input capacitors. The amount of bulk capacitance required should be evaluated such that the input voltage can remain in specification long enough for a proper fast shutdown to occur for the VOFS, VRST, and VBIAS supplies. The shutdown begins when the input voltage drops below the programmable UVLO threshold such as when the external power supply or battery supply is suddenly removed from the system.

## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulators could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. Input capacitors, output capacitors, and inductors should be placed as close as possible to the IC.

### 10.2 Layout Example



Figure 38. Layout

Table 29. Layout Components

| LABEL | DESCRIPTION |
| :---: | :--- |
| C1 | V2V5 output filter cap |
| C2 | VINA input cap |
| C3 | V6V output filter cap |
| C6 | VINL input cap |
| C7 | VINR input cap |
| C8 | VRST output filter cap |
| C9 | VLED output filter cap |
| C10 | VLED output filter cap |
| C11 | VBIAS output filter cap |
| C12 | VOFS output filter cap |
| D6 | VRST rectifying diode |
| L1 | DMD supply inductor |
| L2 | VLED buck-boost inductor |
| R27 | 100k VRST feedback resistor |
| R34 | 100m RLIM sense resistor |

## 11 Device and Documentation Support

### 11.1 Documentation Support

### 11.1.1 Related Documentation

For related documentation see the following:
DLPC2607 DLP PICO Processor 2607 ASIC

### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
TI E2ETM Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

Pico, E2E are trademarks of Texas Instruments.
DLP is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

### 11.5 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

SLYZ022 - TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | $\begin{gathered} \text { Status } \\ \hline \end{gathered}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DLPA1000YFFR | ACTIVE | DSBGA | YFF | 49 | 3000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | SNAGCU | Level-1-260C-UNLIM | 0 to 0 | 100 | Samples |
| DLPA1000YFFT | ACTIVE | DSBGA | YFF | 49 | 250 | Green (RoHS \& no Sb/Br) | SNAGCU | Level-1-260C-UNLIM | 0 to 0 | 100 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but Tl does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter $(\mathrm{mm})$ | Reel <br> Width <br> W1 (mm) | $\begin{gathered} \mathrm{AO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \mathrm{BO} \\ (\mathrm{~mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DLPA1000YFFR | DSBGA | YFF | 49 | 3000 | 180.0 | 8.4 | 3.16 | 3.16 | 0.71 | 4.0 | 8.0 | Q1 |
| DLPA1000YFFT | DSBGA | YFF | 49 | 250 | 180.0 | 8.4 | 3.16 | 3.16 | 0.71 | 4.0 | 8.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DLPA1000YFFR | DSBGA | YFF | 49 | 3000 | 210.0 | 185.0 | 35.0 |
| DLPA1000YFFT | DSBGA | YFF | 49 | 250 | 210.0 | 185.0 | 35.0 |

YFF (R-XBGA-N49)
DIE-SIZE BALL GRID ARRAY


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. NanoFree ${ }^{T M}$ package configuration.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Tl's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.
Tl's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate Tl products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.
Tl's provision of TI Resources does not expand or otherwise alter Tl's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such Tl Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI .
TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify Tl and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.


[^0]:    (1) It takes 333 ns to 444 ns to turn off the switches from the time a change occurs on LED_SEL[1:0].

