











DLP5531-Q1

DLPS075E -APRIL 2016-REVISED JUNE 2018

DLP5531-Q1 0.55-inch 1.3 Megapixel DMD for Automotive Exterior Lighting

1 Features

- Qualified for Automotive Applications
 - 40°C to 105°C Operating DMD Array Temperature Range
- The DLP5531-Q1 Automotive Chipset Includes:
 - DLP5531-Q1 DMD
 - DLPC230-Q1 DMD Controller
 - TPS99000-Q1 System Management and Illumination Controller
- 0.55-inch Diagonal Micromirror Array
 - 7.6-μm Micromirror Pitch
 - ±12° Micromirror Tilt Angle (Relative to Flat State)
 - Bottom Illumination for Optimal Efficiency and Optical Engine Size
 - 1.3-Megapixel Array Configured in 2:1 Aspect Ratio Enabling High Resolution and Wide Aspect Ratio Automotive Applications
 - Compatible With LED or Laser Illumination
- 600-MHz Sub-LVDS DMD Interface for Low Power and Emission
- 10-kHz DMD Refresh Rate Over Temperature Extremes
- Built-in Self Test of DMD Memory Cells

2 Applications

- · High Resolution Headlight
- LIDAR Optical Filter

3 Description

The DLP5531-Q1 Automotive DMD, combined with the DLPC230-Q1 DMD controller and TPS99000-Q1 system management and illumination controller, provides the capability to achieve high performance high resolution headlight systems. The 2:1 aspect ratio supports very wide aspect ratio designs, and the 1.3-megapixel resolution enables high resolution symbol projection and adaptive driving beam applications. The DLP5531-Q1 has more than 3 times the optical throughput of the preceding DLP3030-Q1 Automotive DMD enabling an even larger field of view higher lumens output. The DLP5531-Q1 Automotive DMD micromirror array is configured for bottom illumination which enables highly efficient and more compact optical engine designs. The S450 package has low thermal resistance to the DMD array to enable more efficient thermal solutions.

Device Information^{(1) (2)}

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------|---------------------|
| DLP5531-Q1 | FYK (149) | 22.30 mm × 32.20 mm |

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) This datasheet pertains to the specifications and application of this DMD in the headlight application. Please see the DLP5530-Q1 datasheet (DLPS073) for head-up display specifications and application information.

DLP5531-Q1 DLP® Chipset System Block Diagram






Table of Contents

| 1 | Features 1 | 7.3 Feature Description |
|---|--|---|
| 2 | Applications 1 | 7.4 System Optical Considerations |
| 3 | Description 1 | 7.5 DMD Image Performance Specification |
| 4 | Revision History2 | 7.6 Micromirror Array Temperature Calculation 26 |
| 5 | Pin Configuration and Functions | 7.7 Micromirror Landed-On/Landed-Off Duty Cycle 29 |
| 6 | Specifications8 | 8 Application and Implementation 30 |
| • | 6.1 Absolute Maximum Ratings | 8.1 Application Information |
| | 6.2 Storage Conditions | 8.2 Typical Application 30 |
| | 6.3 ESD Ratings | 9 Power Supply Recommendations 33 |
| | 6.4 Recommended Operating Conditions | 9.1 Power Supply Power-Up Procedure |
| | 6.5 Thermal Information | 9.2 Power Supply Power-Down Procedure 33 |
| | 6.6 Electrical Characteristics 10 | 9.3 Power Supply Sequencing Requirements 34 |
| | 6.7 Timing Requirements | 10 Layout 35 |
| | 6.8 Switching Characteristics | 10.1 Layout Guidelines |
| | 6.9 System Mounting Interface Loads | 11 Device and Documentation Support 36 |
| | 6.10 Physical Characteristics of the Micromirror Array. 16 | 11.1 Device Support |
| | 6.11 Micromirror Array Optical Characteristics 18 | 11.2 Related Links30 |
| | 6.12 Window Characteristics | 11.3 Community Resources3 |
| | 6.13 Chipset Component Usage Specification | 11.4 Trademarks |
| 7 | Detailed Description | 11.5 Electrostatic Discharge Caution |
| • | 7.1 Overview | 11.6 Glossary3 |
| | 7.2 Functional Block Diagram | 12 Mechanical, Packaging, and Orderable Information |
| | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Revision D (May 2018) to Revision E

Page



5 Pin Configuration and Functions

FYK Package 149-Pin CPGA Bottom View



Pin Functions - Connector Pins

| PIN | | TVDE QUALITY | | | |
|-------------|-----|--------------|---------|-----------|----------------|
| NAME | NO. | TYPE | SIGNAL | DATA RATE | DESCRIPTION |
| DATA INPUTS | | | | 1 | |
| D_AN(0) | L2 | I | SubLVDS | Double | Data, Negative |
| D_AN(1) | K2 | I | SubLVDS | Double | Data, Negative |
| D_AN(2) | J2 | I | SubLVDS | Double | Data, Negative |
| D_AN(3) | H2 | I | SubLVDS | Double | Data, Negative |
| D_AN(4) | F2 | I | SubLVDS | Double | Data, Negative |
| D_AN(5) | E2 | I | SubLVDS | Double | Data, Negative |
| D_AN(6) | D2 | I | SubLVDS | Double | Data, Negative |
| D_AN(7) | C2 | I | SubLVDS | Double | Data, Negative |
| D_AP(0) | L1 | I | SubLVDS | Double | Data, Positive |
| D_AP(1) | K1 | I | SubLVDS | Double | Data, Positive |
| D_AP(2) | J1 | I | SubLVDS | Double | Data, Positive |
| D_AP(3) | H1 | I | SubLVDS | Double | Data, Positive |
| D_AP(4) | F1 | I | SubLVDS | Double | Data, Positive |
| D_AP(5) | E1 | I | SubLVDS | Double | Data, Positive |
| D_AP(6) | D1 | I | SubLVDS | Double | Data, Positive |
| D_AP(7) | C1 | I | SubLVDS | Double | Data, Positive |
| D_BN(0) | K19 | I | SubLVDS | Double | Data, Negative |
| D_BN(1) | J19 | I | SubLVDS | Double | Data, Negative |
| D_BN(2) | H19 | I | SubLVDS | Double | Data, Negative |
| D_BN(3) | G19 | I | SubLVDS | Double | Data, Negative |
| D_BN(4) | E19 | I | SubLVDS | Double | Data, Negative |
| D_BN(5) | D19 | I | SubLVDS | Double | Data, Negative |
| D_BN(6) | C19 | I | SubLVDS | Double | Data, Negative |
| D_BN(7) | B19 | I | SubLVDS | Double | Data, Negative |
| D_BP(0) | K20 | I | SubLVDS | Double | Data, Positive |
| D_BP(1) | J20 | 1 | SubLVDS | Double | Data, Positive |

Copyright © 2016–2018, Texas Instruments Incorporated



Pin Functions – Connector Pins (continued)

| PIN | | | | | | |
|-------------------|-------|--------|---------|-----------|--|--|
| NAME | NO. | TYPE | SIGNAL | DATA RATE | DESCRIPTION | |
| D_BP(2) | H20 | I | SubLVDS | Double | Data, Positive | |
| D_BP(3) | G20 | I | SubLVDS | Double | Data, Positive | |
| D_BP(4) | E20 | I | SubLVDS | Double | Data, Positive | |
| D_BP(5) | D20 | I | SubLVDS | Double | Data, Positive | |
| D_BP(6) | C20 | I | SubLVDS | Double | Data, Positive | |
| D_BP(7) | B20 | | SubLVDS | Double | Data, Positive | |
| DCLK_AN | G2 | I | SubLVDS | Double | Clock, Negative | |
| DCLK_AP | G1 | I | SubLVDS | Double | Clock, Positive | |
| DCLK_BN | F19 | I | SubLVDS | Double | Clock, Negative | |
| DCLK_BP | F20 | | SubLVDS | Double | Clock, Positive | |
| LS_CLKN | R3 | Į | SubLVDS | Single | Clock for Low Speed Interface, Negative | |
| LS_CLKP | Т3 | I | SubLVDS | Single | Clock for Low Speed Interface, Positive | |
| LS_WDATAN | R2 | I | SubLVDS | Single | Write Data for Low Speed Interface, Negative | |
| LS_WDATAP | T2 | I | SubLVDS | Single | Write Data for Low Speed Interface, Positive | |
| CONTROL INPUTS | | | | | | |
| DMD_DEN_ARSTZ | T10 | I | LPSDR | | Asynchronous Reset Active Low. Logic High Enables DMD. | |
| LS_RDATA_A | T5 | 0 | LPSDR | Single | Read Data for Low Speed Interface | |
| LS_RDATA_B | T6 | 0 | LPSDR | Single | Read Data for Low Speed Interface | |
| TEMPERATURE SENSE | DIODE | | | | | |
| TEMP_N | P1 | 0 | | | Calibrated temperature diode used to assist | |
| TEMP_P | N1 | I | | | accurate temperature measurements of DMD die. | |
| RESERVED PINS | | | | | | |
| VCCH | A8 | Ground | | | | |
| VCCH | A9 | Ground | | | | |
| VCCH | A10 | Ground | | | Reserved Pin. Connect to Ground. | |
| VCCH | B8 | Ground | | | Reserved Fin. Connect to Ground. | |
| VCCH | B9 | Ground | | | | |
| VCCH | B10 | Ground | | | | |
| VSSH | A11 | Ground | | | | |
| VSSH | A12 | Ground | | | | |
| VSSH | A13 | Ground | | | Reserved Pin. Connect to Ground. | |
| VSSH | B11 | Ground | | | Reserved Fill. Collined to Glound. | |
| VSSH | B12 | Ground | | | | |
| VSSH | B13 | Ground | | | | |



Pin Functions – Connector Pins (continued)

| PIN | | | | | | | | |
|---------|-----|-------|--------|-----------|--|--|--|--|
| NAME | NO. | TYPE | SIGNAL | DATA RATE | DESCRIPTION | | | |
| POWER | | | | | | | | |
| VBIAS | T7 | Power | | | Supply voltage for positive bias level at | | | |
| VBIAS | T15 | Power | | | micromirrors. | | | |
| VOFFSET | Т9 | Power | | | | | | |
| VOFFSET | T13 | Power | | | | | | |
| VOFFSET | A5 | Power | | | Supply voltage for High Voltage CMOS core | | | |
| VOFFSET | B5 | Power | | | logic. Supply voltage for offset level at micromirrors | | | |
| VOFFSET | A16 | Power | | | | | | |
| VOFFSET | B16 | Power | | | | | | |
| VRESET | Т8 | Power | | | Supply voltage for negative reset level at | | | |
| VRESET | T14 | Power | | | micromirrors. | | | |
| VDD | R4 | Power | | | | | | |
| VDD | R10 | Power | | | | | | |
| VDD | R11 | Power | | | | | | |
| VDD | R20 | Power | | | | | | |
| VDD | N2 | Power | | | | | | |
| VDD | M20 | Power | | | | | | |
| VDD | L3 | Power | | | Supply voltage for Low Voltage CMOS core | | | |
| VDD | K18 | Power | | | logic; for LPSDR inputs; for normal high level at | | | |
| VDD | НЗ | Power | | | micromirror address electrodes. | | | |
| VDD | G18 | Power | | | | | | |
| VDD | E3 | Power | | | | | | |
| VDD | D18 | Power | | | | | | |
| VDD | C3 | Power | | | | | | |
| VDD | A6 | Power | | | | | | |
| VDD | A18 | Power | | | | | | |
| VDDI | T4 | Power | | | | | | |
| VDDI | R1 | Power | | | | | | |
| VDDI | МЗ | Power | | | | | | |
| VDDI | L18 | Power | | | | | | |
| VDDI | J3 | Power | | | Supply voltage for Subl VDS receivers | | | |
| VDDI | H18 | Power | | | Supply voltage for SubLVDS receivers. | | | |
| VDDI | F3 | Power | | | | | | |
| VDDI | E18 | Power | | | | | | |
| VDDI | В3 | Power | | | | | | |
| VDDI | B18 | Power | | | | | | |



Pin Functions – Connector Pins (continued)

| PIN | | | | | | |
|------|-----|--------|--------|-----------|--------------------------------------|--|
| NAME | NO. | TYPE | SIGNAL | DATA RATE | DESCRIPTION | |
| VSS | T1 | Ground | | | | |
| VSS | T16 | Ground | | | | |
| VSS | T19 | Ground | | | | |
| VSS | T20 | Ground | | | | |
| VSS | R5 | Ground | | | | |
| VSS | R6 | Ground | | | | |
| VSS | R7 | Ground | | | | |
| VSS | R8 | Ground | | | | |
| VSS | R9 | Ground | | | | |
| VSS | R13 | Ground | | | | |
| VSS | R14 | Ground | | | | |
| VSS | R15 | Ground | | | | |
| VSS | P2 | Ground | | | | |
| VSS | P3 | Ground | | | | |
| VSS | P20 | Ground | | | | |
| VSS | N19 | Ground | | | | |
| VSS | N20 | Ground | | | | |
| VSS | M1 | Ground | | | | |
| VSS | M2 | Ground | | | Common notions Common for all manner | |
| VSS | L19 | Ground | | | Common return. Ground for all power. | |
| VSS | L20 | Ground | | | | |
| VSS | K3 | Ground | | | | |
| VSS | J18 | Ground | | | | |
| VSS | G3 | Ground | | | | |
| VSS | F18 | Ground | | | | |
| VSS | D3 | Ground | | | | |
| VSS | C18 | Ground | | | | |
| VSS | B2 | Ground | | | | |
| VSS | B4 | Ground | | | | |
| VSS | B15 | Ground | | | | |
| VSS | B17 | Ground | | | | |
| VSS | А3 | Ground | | | | |
| VSS | A4 | Ground | | | | |
| VSS | A7 | Ground | | | | |
| VSS | A15 | Ground | | | | |
| VSS | A17 | Ground | | | | |
| VSS | A19 | Ground | | | | |
| VSS | A20 | Ground | | | | |

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



Pin Functions – Test Pads

| 1 111 1 4110010 | iio reacrada |
|---------------------------------------|----------------|
| NUMBER | SYSTEM BOARD |
| T11 | Do not connect |
| T12 | Do not connect |
| T17 | Do not connect |
| T18 | Do not connect |
| R12 | Do not connect |
| R16 | Do not connect |
| R17 | Do not connect |
| R18 | Do not connect |
| R19 | Do not connect |
| P18 | Do not connect |
| P19 | Do not connect |
| N3 | Do not connect |
| N18 | Do not connect |
| M18 | Do not connect |
| M19 | Do not connect |
| B6 | Do not connect |
| B7 | Do not connect |
| B14 | Do not connect |
| A14 | Do not connect |
| · · · · · · · · · · · · · · · · · · · | • |



6 Specifications

6.1 Absolute Maximum Ratings

see (1)

| | | MIN | MAX | UNIT |
|-------------------------------|--|------|------------|------|
| SUPPLY VOLTAGE | | | | |
| VDD | Supply voltage for LVCMOS core logic ⁽²⁾ Supply voltage for LPSDR low speed interface | -0.5 | 2.3 | V |
| VDDI | Supply voltage for SubLVDS receivers (2) | -0.5 | 2.3 | V |
| VOFFSET | Supply voltage for HVCMOS and micromirror electrode (2)(3) | -0.5 | 8.75 | V |
| VBIAS | Supply voltage for micromirror electrode (2) | -0.5 | 17 | V |
| VRESET | Supply voltage for micromirror electrode (2) | -11 | 0.5 | V |
| VDDI–VDD | Supply voltage delta (absolute value) (4) | | 0.3 | V |
| VBIAS-VOFFSET | Supply voltage delta (absolute value) (5) | | 8.75 | V |
| VBIAS-VRESET | Supply voltage delta (absolute value) (6) | | 28 | V |
| INPUT VOLTAGE | | | | |
| Input voltage for other input | uts LPSDR ⁽²⁾ | -0.5 | VDD + 0.5 | V |
| Input voltage for other input | uts SubLVDS ⁽²⁾⁽⁷⁾ | -0.5 | VDDI + 0.5 | V |
| INPUT PINS | • | | | |
| V _{ID} | SubLVDS input differential voltage (absolute value) (7) | | 810 | mV |
| I _{ID} | SubLVDS input differential current | | 10 | mA |
| CLOCK FREQUENCY | | | | |
| f_{clock} | Clock frequency for low speed interface LS_CLK | | 130 | MHz |
| f_{clock} | Clock frequency for high speed interface DCLK | | 620 | MHz |
| ENVIRONMENTAL | | | | |
| T _{ARRAY} | Operating DMD array temperature (Monitored by TMP411 via DLPC230-Q1) ⁽⁸⁾ | -40 | 105 | °C |

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure above or below the Recommended Operating Conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the ground terminals (VSS). The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.
- (3) VOFFSET supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between VDDI and VDD may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between VBIAS and VOFFSET may result in excessive current draw.
- 6) Exceeding the recommended allowable absolute voltage difference between VBIAS and VRESET may result in excessive current draw.
- (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage to the internal termination resistors may result.
- (8) See Micromirror Array Temperature Calculation.

6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

| | | MIN | MAX | UNIT |
|------------------|---|-----|-----|------|
| T _{stg} | DMD storage temperature (Reference location TP1 in Figure 19) | -40 | 125 | °C |

6.3 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), Corner Pins, per JESD22-C101 ⁽²⁾ | ±750 | V |
| , , | uiscriarge | Charged-device model (CDM), All Other Pins, per JESD22-C101 (2) | ±500 | |

Product Folder Links: DLP5531-Q1

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.



6.4 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)(1) (2)

| | | MIN | NOM | MAX | UNIT |
|----------------------------------|--|------|-----|-------|--------------------|
| SUPPLY VOLTAGE RANGE | E(3) | | | | |
| VDD | Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface | 1.7 | 1.8 | 1.95 | V |
| VDDI | Supply voltage for SubLVDS receivers | 1.7 | 1.8 | 1.95 | V |
| VOFFSET | Supply voltage for HVCMOS and micromirror electrode (4) | 8.25 | 8.5 | 8.75 | V |
| VBIAS | Supply voltage for mirror electrode | 15.5 | 16 | 16.5 | V |
| VRESET | Supply voltage for micromirror electrode | -9.5 | -10 | -10.5 | V |
| VDDI–VDD | Supply voltage delta (absolute value) ⁽⁵⁾ | | | 0.3 | V |
| VBIAS-VOFFSET | Supply voltage delta (absolute value) ⁽⁶⁾ | | | 8.75 | V |
| CLOCK FREQUENCY | | | | | |
| f_{clock} | Clock frequency for low speed interface LS_CLK | | | 120 | MHz |
| $f_{ m clock}$ | Clock frequency for high speed interface DCLK ⁽⁷⁾ | | | 600 | MHz |
| | Duty cycle distortion DCLK | 44% | | 56% | |
| SUBLVDS INTERFACE ⁽⁷⁾ | | | | | |
| V _{ID} | SubLVDS input differential voltage (absolute value, see Figure 5, Figure 6) | 150 | 250 | 350 | mV |
| V _{CM} | Common mode voltage (see Figure 5, Figure 6) | 700 | 900 | 1100 | mV |
| V _{SUBLVDS} | SubLVDS voltage (see Figure 5, Figure 6) | 575 | | 1225 | mV |
| Z _{LINE} | Line differential impedance (PWB/trace) | 90 | 100 | 110 | Ω |
| Z _{IN} | Internal differential termination resistance (see Figure 7) | 80 | 100 | 120 | Ω |
| TEMPERATURE DIODE | | | | | |
| I _{TEMP_DIODE} | Max current source into Temperature Diode ⁽⁸⁾ | | | 120 | μΑ |
| ENVIRONMENTAL | | | | | |
| T _{ARRAY} | Operating DMD array temperature (Monitored by TMP411 via DLPC230-Q1) ⁽⁹⁾⁽¹⁰⁾⁽¹¹⁾ | -40 | | 105 | °C |
| ILL _{UV} | Illumination, wavelength < 395 nm ⁽¹⁰⁾ | | | 2 | mW/cm ² |

- (1) The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.
- Recommended Operating Conditions are applicable after the DMD is installed in the final product.
- All voltage values are with respect to the ground pins (VSS).
- VOFFSET supply transients must fall within specified max voltages.
- To prevent excess current, the supply voltage delta |VDDI VDD| must be less than the specified limit.

 To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than the specified limit.
- Refer to the SubLVDS timing requirements in Timing Requirements.
- Temperature Diode is to allow accurate measurement of the DMD array temperature during operation.
- DMD Active Array temperature can be calculated using the TMP411 and DLPC230-Q1 as shown in the Micromirror Array Temperature
- (10) The maximum operation conditions for operating temperature and UV illumination shall not be implemented simultaneously.
- (11) Operating profile information for device micromirror landed duty-cycle and temperature may be provided if requested.



6.5 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | | | |
|--------------------|--|----------|-------|--|
| | | 149 PINS | | |
| Thormal registeres | Active area-to-test point 1 (TP1) ⁽¹⁾ (2) | 1.3 | °C/W | |
| Thermal resistance | Active area-to-temperature sense diode (1)(2) | 0.8 | -C/VV | |

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the Recommended Operating Conditions. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipation of the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

(2) The thermal resistance values provided here assumes a non-uniform illumination profile. Refer to Micromirror Array Temperature Calculation for details.

6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS ⁽²⁾ | MIN TYP ⁽³⁾ | MAX | UNIT | | |
|----------------------|--|--------------------------------|------------------------|-------|-------|--|--|
| CURRENT | | | | · | | | |
| | Contract (DD (4) (5) | VDD = 1.95 V | | 369 | A | | |
| I _{DD} | Supply current: VDD ⁽⁴⁾ (5) | VDD = 1.8 V | | | mA | | |
| | Contract (DDI(4) (5) | VDDI = 1.95 V | | 62 | A | | |
| I _{DDI} | Supply current: VDDI ^{(4) (5)} | VDD = 1.8 V | | | mA | | |
| | Control of the Contro | VOFFSET = 8.75 V | | 16.1 | A | | |
| IOFFSET | Supply current: VOFFSET ⁽⁶⁾ | VOFFSET = 8.5 V | | | mA | | |
| | Supply current: VBIAS (6) | VBIAS = 16.5 V | | 1.3 | A | | |
| I _{BIAS} | Supply current: VBIAS | VBIAS = 16 V | | | mA | | |
| | Cumply ourrents \/DECET | VRESET = -10.5 V | | -10.2 | A | | |
| I _{RESET} | Supply current: VRESET | VRESET = -10 V | | | mA | | |
| POWER ⁽⁷⁾ | | | | · | | | |
| D | Constant and displaced to the Constant (5) | VDD = 1.95 V | | 720 | \^/ | | |
| P_{DD} | Supply power dissipation: VDD ^{(4) (5)} | VDD = 1.8 V | | | mW | | |
| D | Supply power dissipation, VDDI(4) (5) | VDDI = 1.95 V | | 121 | mW | | |
| P _{DDI} | Supply power dissipation: VDDI (4) (5) | VDD = 1.8 V | | | IIIVV | | |
| D | Constitution (CECCET(6) | VOFFSET = 8.75 V | | 141 | \^/ | | |
| P _{OFFSET} | Supply power dissipation: VOFFSET ⁽⁶⁾ | VOFFSET = 8.5 V | | | mW | | |
| D | Constitution distribution (ADIAC (6) | VBIAS = 16.5 V | | 22 | \^/ | | |
| P _{BIAS} | Supply power dissipation: VBIAS (6) | VBIAS = 16 V | | | mW | | |
| Б | Constant and discinction VDECET | VRESET = -10.5 V | | 108 | \^/ | | |
| P _{RESET} | Supply power dissipation: VRESET | VRESET = -10 V | | | mW | | |
| P _{TOTAL} | Supply power dissipation: Total | | | 1110 | mW | | |

- (1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.
- (2) All voltage values are with respect to the ground pins (VSS).
- (3) Typical current consumption is application and video content dependent. Please see a TI applications engineer for additional information.
- (4) To prevent excess current, the supply voltage delta |VDDI VDD| must be less than the specified limit.
- 5) Supply power dissipation based on non-compressed commands and data.
- (6) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than the specified limit.
- (7) The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, VRESET. All VSS connections are also required.

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



Electrical Characteristics (continued)

Over operating free-air temperature range (unless otherwise noted)(1)

| | PARAMETER | TEST CONDITIONS (2) | MIN | TYP ⁽³⁾ MAX | UNIT |
|---------------------|--|--|-----------|------------------------|------|
| LPSDR IN | PUT ⁽⁸⁾ | ' | | 1 | |
| V _{IH(DC)} | DC input high voltage ⁽⁹⁾ | | 0.7 × VDD | VDD + 0.3 | V |
| V _{IL(DC)} | DC input low voltage (9) | | -0.3 | 0.3 × VDD | V |
| V _{IH(AC)} | AC input high voltage (9) | | 0.8 × VDD | VDD + 0.3 | V |
| V _{IL(AC)} | AC input low voltage | | -0.3 | 0.2 × VDD | V |
| ΔV_{T} | Hysteresis (V _{T+} - V _{T-}) | Figure 8 | 0.1 x VDD | 0.4 × VDD | V |
| I _{IL} | Low-level input current | $VDD = 1.95 \text{ V}; V_1 = 0 \text{ V}$ | -100 | | nA |
| I _{IH} | High-level input current | VDD = 1.95 V; V _I = 1.95 V | | 100 | nA |
| LPSDR OL | JTPUT ⁽¹⁰⁾ | · | | · | |
| V _{OH} | DC output high voltage | $I_{OH} = -2 \text{ mA}$ | 0.8 × VDD | | V |
| V _{OL} | DC output low voltage | $I_{OL} = 2 \text{ mA}$ | | 0.2 × VDD | V |
| CAPACITA | ANCE | | | | |
| C | Input capacitance LPSDR | f = 1 MHz | | 10 | ~F |
| C _{IN} | Input capacitance SubLVDS | f = 1 MHz | | 20 | pF |
| C _{OUT} | Output capacitance | f = 1 MHz | | 10 | pF |
| C _{RESET} | Reset group capacitance | $f = 1 \text{ MHz}; (1152 \times 144)$ micromirrors | 350 | 400 450 | pF |
| C _{TEMP} | Temperature sense diode capacitance | f = 1 MHz | | 20 | pF |

6.7 Timing Requirements

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

| | | | MIN | NOM | MAX | UNIT |
|--------------------------------------|----------------------------------|---|------|------|----------|------|
| LPSDR | | | | | <u>'</u> | |
| t _r | Rise slew rate ⁽¹⁾ | (20% to 80%) × VDD, see Figure 1 | 0.25 | | | V/ns |
| t _f | Fall slew rate ⁽¹⁾ | (80% to 20%) × VDD, see Figure 1 | 0.25 | | | V/ns |
| SubLVDS | | | | | | |
| t _r | Rise slew rate | 20% to 80% reference points, see Figure 2 | 0.7 | 1 | | V/ns |
| t _f | Fall slew rate | 80% to 20% reference points, see Figure 2 | 0.7 | 1 | | V/ns |
| t _c | Cycle time DCLK | See Figure 3 | 1.61 | 1.67 | | ns |
| t _{W(H)} | Pulse duration DCLK high | 50% to 50% reference points, see Figure 3 | 0.75 | | | ns |
| t _{W(L)} | Pulse duration DCLK low | 50% to 50% reference points, see Figure 3 | 0.75 | | | ns |
| t _{su} | Setup time | D(0:7) valid before DCLK ↑ or DCLK ↓, see Figure 3 | | | | |
| t _h | Hold time | D(0:7) valid after DCLK ↑ or DCLK ↓, see Figure 3 | | | | |
| t _{WINDOW} | Window time | Setup time + Hold time, see Figure 3, Figure 4 | | | 0.3 | ns |
| t _{LVDS} - ENABLE+REFGEN | Power-up receiver ⁽²⁾ | | | | 2000 | ns |

Specification is for DMD_DEN_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in Figure 1.

 ⁽⁸⁾ LPSDR input specifications are for pin DMD_DEN_ARSTZ.
 (9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.

⁽¹⁰⁾ LPSDR output specification is for pins LS_RDATA_A and LS_RDATA_B.

Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.






Figure 1. LPSDR Input Rise and Fall Slew Rate

$$\begin{split} &V_{LS_CLK_P} \;,\; V_{LS_CLK_N} \;,\; V_{LS_WDATA_P} \;,\; V_{LS_WDATA_N} \\ &V_{DCLK_AP} \;,\; V_{DCLK_BP} \;,\; V_{DCLK_AN} \;,\; V_{DCLK_BN} \\ &V_{D_AP(7:0)} \;,\; V_{D_BP(7:0)} \;,\; V_{D_AN(7:0)} \;,\; V_{D_BN(7:0)} \end{split}$$




Figure 2. SubLVDS Input Rise and Fall Slew Rate




Figure 3. SubLVDS Switching Parameters






Figure 4. High-Speed Training Scan Window




Figure 5. SubLVDS Voltage Parameters




Figure 6. SubLVDS Waveform Parameters




Figure 7. SubLVDS Equivalent Input Circuit






Figure 8. LPSDR Input Hysteresis

6.8 Switching Characteristics(1)

Over operating free-air temperature range (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP MAX | UNIT |
|-----------------|---|------------------------|-----|---------|------|
| t _{PD} | Output propagation, Clock to Q, rising edge of LS_CLK (differential clock signal) input to LS_RDATA output. See Figure 9, Figure 10 | C _L = 45 pF | | 15 | ns |
| | Slew rate, LS_RDATA | | 0.5 | | V/ns |
| | Output duty cycle distortion, LS_RDATA_A and LS_RDATA_B | | 40% | 60% | |

(1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.





Figure 9. LPSDR Read Out



See Sub-LVDS Data Interface for more information.

Figure 10. Test Load Circuit for Output Propagation Measurement



6.9 System Mounting Interface Loads

| PARAMETER | MIN | NOM | MAX | UNIT |
|--|-----|-----|-------|------|
| Condition 1: Maximum load evenly distributed within each area ⁽¹⁾ | | | · | |
| Thermal Interface Area | | | 110.8 | N |
| Electrical Interface Area | | | 111.3 | N |
| Condition 2: Maximum load evenly distributed within each area ⁽¹⁾ | | | | |
| Thermal Interface Area | | | 0 | NI |
| Electrical Interface Area | | | 222.1 | N |

(1) See Figure 11




Figure 11. System Interface Loads





6.10 Physical Characteristics of the Micromirror Array

| | | PARAMETER | VALUE | UNIT |
|---|---|---|--------|-------------------|
| M | Number of active columns | See Figure 12 | 1152 | micromirrors |
| Ν | Number of active rows | See Figure 12 | 1152 | micromirrors |
| 3 | Micromirror (pixel) pitch - diagonal | See Figure 13 | 7.6 | μm |
| Р | Micromirror (pixel) pitch - horizontal and vertical | See Figure 13 | 10.8 | μm |
| | Micromirror active array width | P x M + P/2; see Figure 12 | 12.447 | mm |
| | Micromirror active array height | (P x N)/2+P/2; see Figure 12 | 6.226 | mm |
| | Micromirror active border | Pond of micromirrors (POM) ⁽¹⁾ | 10 | micromirrors/side |

⁽¹⁾ The structure and qualities of the border around the active array includes a band of partially functional micromirrors called the POM. These micromirrors are structurally and/or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.







Illumination

Copyright © 2018, Texas Instruments Incorporated

Figure 12. Micromirror Array Physical Characteristics






Figure 13. Mirror (Pixel) Pitch

6.11 Micromirror Array Optical Characteristics

| PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|--------------------------------------|---------------------------------|-----|-----|-----|--------|
| Micromirror tilt angle | DMD landed state ⁽¹⁾ | | 12 | | degree |
| Micromirror tilt angle tolerance (2) | | -1 | | 1 | degree |

- (1) Measured relative to the plane formed by the overall micromirror array at 25°C.
- (2) For some applications, it is critical to account for the micromirror tilt angle variation in the overall optical system design. With some optical system designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some optical system designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.

6.12 Window Characteristics

| PARA | METER | MIN | NOM | MAX | UNIT |
|--|----------------------------|-----|---------------|-----------------------|------|
| Window material designation | | Cor | ning Eagle XG | | |
| Window refractive index | at wavelength 546.1 nm | | 1.5119 | | |
| DMD Efficiency ⁽¹⁾ | 420 nm - 700 nm | | 66% | | |
| Window aperture ⁽²⁾ | | | | See (2) | |
| Illumination overfill maximum heat load per side (3) (4) | T _{ARRAY} <= 75°C | | | 150 ⁽³⁾⁽⁴⁾ | mW |
| Illumination overfill maximum heat load per side (3)(4) | T _{ARRAY} > 75°C | | | 115 ⁽³⁾⁽⁴⁾ | mW |

- (1) DMD efficiency is measured photopically under the following conditions: 24° illumination angle, F/2.4 illumination and collection apertures, uniform source spectrum (halogen), uniform pupil illumination, the optical system is telecentric at the DMD, and the efficiency numbers are measured with 100% electronic micromirror landed duty-cycle and do not include system optical efficiency or overfill loss. This number is measured under conditions described above and deviations from these specified conditions could result in a different efficiency value in a different optical system. The factors that can influence the DMD efficiency related to system application include: light source spectral distribution and diffraction efficiency at those wavelengths (especially with discrete light sources such as LEDs or lasers), and illumination and collection apertures (F/#) and diffraction efficiency. The interaction of these system factors as well as the DMD efficiency factors that are not system dependent are described in detail in the DMD Optical Efficiency Application Note
- (2) See the mechanical package ICD for details regarding the size and location of the window aperture.
- (3) The active area of the DLP5531-Q1 device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to minimize light flux incident outside the active array. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.
- (4) Applies to the two regions in Figure 18.

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



6.13 Chipset Component Usage Specification

The DLP5531-Q1 is a component of a chipset. Reliable function and operation of the DLP5531-Q1 requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.

NOTE

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously



7 Detailed Description

7.1 Overview

The DLP5531-Q1 Automotive DMD consists of 1,327,104 highly reflective, digitally switchable, micrometer-sized mirrors organized in a two-dimensional array. As shown in Figure 14, the micromirror array consists of 1152 micromirror columns by 1152 micromirror rows in a diamond pixel configuration with a 2:1 aspect ratio.

Around the perimeter of the 1152 by 1152 array of micromirrors is a uniform band of border micromirrors called the Pond of Micromirrors (POM). The border micromirrors are not user-addressable. The border micromirrors land in the –12° position once power has been applied to the device. There are 10 border micromirrors on each side of the 1152 by 1152 active array.

Due to the diamond pixel configuration, the columns of each odd row are offset by half a pixel from the columns of the even row. Each mirror is switchable between two discrete angular positions: -12° and +12°. The mirrors are illuminated from the bottom which allows for compact and efficient system optical design.

Although the native resolution of the DLP5531-Q1 is 1152 by 1152, when paired with the DLPC230-Q1 controller, the DLP5531-Q1 can be driven with different resolutions to utilize the 2:1 aspect ratio. For example, Headlight applications typically use a resolution of 1152 by 576. Please see the DLPC230-Q1 Automotive DMD Controller Datasheet (DLPS054) for a list of supported resolutions.





Figure 14. 0.55" 1.3-MP Micromirror Array

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



7.2 Functional Block Diagram



Copyright © 2018, Texas Instruments Incorporated



7.3 Feature Description

The DLP5531-Q1 consists of a two-dimensional array of 1-bit CMOS memory cells driven by a sub-LVDS bus from the DLPC230-Q1 and powered by the TPS99000-Q1. The temperature sensing diode is used to continuously monitor the DMD array temperature.

To ensure reliable operation in a high resolution headlight application, the DLP5531-Q1 must be used with the DLPC230-Q1 DMD display controller and the TPS99000-Q1 system management and illumination controller.

7.3.1 Sub-LVDS Data Interface

The Sub-LVDS signaling protocol was designed to enable very fast DMD data refresh rates while simultaneously maintaining low power and low emission.

Data is loaded into the SRAM under each micromirror using the sub-LVDS interface from the DLPC230-Q1. This interface consists of 16 pairs of differential data signals plus two clock pairs into two separate buses A and B loading the left and right half of the SRAM array. The data is latched on both transitions creating a double data rate (DDR) interface. The sub-LVDS interface also implements a continuous training algorithm to optimize the data and clock timing to allow for a more robust interface.

The entire DMD array of 1.3 million pixels can be updated at a rate of less than 100 μ s as a result of the high speed sub-LVDS interface.

7.3.2 Low Speed Interface for Control

The purpose of the low speed interface is to configure the DMD at power up and power down and to control the micromirror reset voltage levels that are synchronized with the data loading. The micromirror reset voltage controls the time when the mirrors are mechanically switched. The low speed differential interface includes 2 pairs of signals for write data and clock, and 2 single-ended signals for output (A and B).

7.3.3 DMD Voltage Supplies

The micromirrors require unique voltage levels to control the mechanical switching from -12° to $+12^{\circ}$. These voltage levels are nominally 16 V, 8.5 V, and -10 V (VBIAS, VOFFSET, and VRESET), and are generated by the TPS99000-Q1.

7.3.4 Asynchronous Reset

Reset of the DMD is required and controlled by the DLPC230-Q1 via the signal DMD DEN ARSTZ.

7.3.5 Temperature Sensing Diode

The DMD includes a temperature sensing diode designed to be used with the TMP411 temperature monitoring device. The DLPC230-Q1 monitors the DMD array temperature via the TMP411 and temperature sense diode. The DLPC230-Q1 operation of the DMD timing is based in part on the DMD array temperature, therefore this connection is essential to ensure reliable operation of the DMD.

Figure 15 shows the typical connection between the DLPC230-Q1, TMP411, and the DMD.



Feature Description (continued)




Figure 15. Temperature Sense Diode Typical Circuit Configuration

7.3.5.1 Temperature Sense Diode Theory

A temperature sensing diode is based on the fundamental current and temperature characteristics of a transistor. The diode is formed by connecting the transistor base to the collector. Three different known currents flow through the diode and the resulting diode voltage is measured in each case. The difference in their base–emitter voltages is proportional to the absolute temperature of the transistor.

Refer to the TMP411–Q1 data sheet for detailed information about temperature diode theory and measurement. Figure 16 and Figure 17 illustrate the relationships between the current and voltage through the diode.




Figure 16. Temperature Measurement Theory

Feature Description (continued)




Figure 17. Example of Delta VBE Versus Temperature

7.4 System Optical Considerations

Optimizing system optical performance and image performance strongly relates to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

7.4.1 Numerical Aperture and Stray Light Control

The numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This cone angle defined by the numerical aperture should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines the DMD's capability to separate the "On" optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces.

7.4.2 Pupil Match

TI's optical and image performance specifications assume that the exit pupil of the illumination optics is nominally centered and located at the entrance pupil position of the projection optics. Misalignment of pupils between the illumination and projection optics can degrade screen image uniformity and cause objectionable artifacts in the display's border and/or active area. These artifacts may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

7.4.3 Illumination Overfill

Overfill light illuminating the area outside the active array can create artifacts from the mechanical features and other surfaces that surround the active array. These artifacts may be visible in the projected image. The illumination optical system should be designed to minimize light flux incident outside the active array and on the window aperture. Depending on the particular system's optical architecture and assembly tolerances, this amount of overfill light on the area outside of the active array may still cause artifacts to be visible.

Illumination light and overfill can also induce undesirable thermal conditions on the DMD, especially if illumination light impinges directly on the DMD window aperture or near the edge of the DMD window. Heat load on the aperture in the areas shown in Figure 18 should not exceed the values listed in Window Characteristics. This area is a 0.5 mm wide area the length of the aperture opening. The values listed in Window Characteristics assume a uniform distribution. For a non-uniform distribution please contact TI for additional information.



System Optical Considerations (continued)




Figure 18. Illumination Overfill Diagram

NOTE

TI ASSUMES NO RESPONSIBILITY FOR IMAGE QUALITY ARTIFACTS OR DMD FAILURES CAUSED BY OPTICAL SYSTEM OPERATING CONDITIONS EXCEEDING LIMITS DESCRIBED PREVIOUSLY.

7.5 DMD Image Performance Specification

Table 1. DMD Image Performance⁽¹⁾⁽²⁾

| PARAMETER | MIN | NOM | MAX | UNIT |
|---|-----|-----|-----|--------------|
| Dark Blemishes - Viewed on a linear blue 60 screen. (3) | | | 4 | |
| Light Blemishes - Viewed on a linear gray 10 screen. | | | 4 | |
| Bright Pixels - Viewed on a linear gray 10 screen. | | | 0 | micromirrors |
| Dark Pixels - Viewed on a white screen. | | | 4 | micromirrors |

⁽¹⁾ See System Optical Considerations.

²⁾ Blemish counts do not include reflections or shadows of the same artifact. Any artifact that is not specifically called out in this table is acceptable. Viewing distance must be >60 inches. Screen size should be similar to application image size. All values referenced are in linear gamma. Non-linear gamma curves may be running by default, and it should be ensured with a TI applications engineer that the equivalent linear gamma value as specified is used to judge artifacts.

⁽³⁾ Linear gray 5 may be substituted in monochrome applications.

(3)

7.6 Micromirror Array Temperature Calculation




Figure 19. DMD Thermal Test Points

7.6.1 Temperature Rise Through the Package for Heatsink Design

When designing the DMD heatsink solution, the package thermal resistance from array to reference ceramic temperature (thermocouple location TP1 in Figure 19) can be used to determine the temperature rise through the package as given by the following equations:

$$T_{ARRAY-TO-CERAMIC} = Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC}$$
 (1)

$$Q_{\text{ILLUMINATION}} = (Q_{\text{INCIDENT}} \times \text{DMD Absorption Constant})$$
 (2)

 $Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}$

where

- T_{ARRAY-TO-CERAMIC} = temperature rise from array to thermal test point TP1 (°C/W)
- T_{CERAMIC} = measured ceramic temperature, at the TP1 location in Figure 19 (°C)
- R_{ARRAY-TO-CERAMIC} = DMD package thermal resistance from array to thermal test point TP1 (°C/W) See *Thermal Information*
- Q_{ARRAY} = total power, electrical plus absorbed, on the DMD array (W)
- Q_{ELECTRICAL} = nominal electrical power dissipation by the DMD (W)
- Q_{ILLUMINATION} = Absorbed illumination heat load (W)
- Q_{INCIDENT} = incident power on the DMD (W)

The DMD package thermal resistance from array to ceramic (R_{ARRAY-TO-CERAMIC}) assumes a non-uniform illumination distribution on the DMD as shown in Figure 20. For illumination profiles more uniform than the one highlighted in Figure 20, the value provided here is valid. However, for more non-uniform profiles (e.g. Gaussian distribution) the thermal resistance will be higher. Please contact TI to determine an accurate value for this case.



Micromirror Array Temperature Calculation (continued)




Figure 20. Non-Uniform Illumination Profile

The DMD absorption constant is a function of illumination distribution on the active array and the array border, angle of incidence (AOI), f number of the system, and operating state of the mirrors. The absorption constant is higher in the OFF state than in the ON state. Equations to calculate the absorption constant are provided for both ON and OFF mirror states. They assume an AOI of 34 degrees, an f/1.7 system, and they account for the distribution of light on the active array, POM, and array border.

DMD Absorption Constant (OFF state) =
$$0.895 - 0.004783 \times (\% \text{ of light on ActiveArray} + POM)$$
 (4)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies.



Micromirror Array Temperature Calculation (continued)

The following sample calculations assume 10% of the total incident light falls outside of the active array and POM, and the mirrors are in the OFF state.

- 1. DMD Absorption Constant = $0.895 0.004783 \times 90 = 0.46$
- 2. Q_{ELECTRICAL} = 0.4 W
- 3. $R_{ARRAY-TO-CERAMIC} = 1.3$ °C/W
- 4. Q_{INCIDENT} = 10 W
- 5. $Q_{ARRAY} = 0.4 \text{ W} + (0.46 \times 10 \text{ W}) = 5 \text{ W}$
- 6. $T_{ARRAY-TO-CERAMIC} = 5 \text{ W} \times 1.3^{\circ}\text{C/W} = 6.5^{\circ}\text{C}$

7.6.2 Monitoring Array Temperature Using the Temperature Sense Diode

The active array temperature can be computed analytically from the temperature sense diode measurement, the thermal resistance from array to diode, the electrical power, and the illumination heat load. The relationship between array temperature and the temperature sense diode is provided by the following equations:

$$T_{ARRAY} = T_{DIODE} + Q_{ARRAY} \times R_{ARRAY-TO-DIODE}$$
 (6)

$$Q_{\text{ILLUMINATION}} = (Q_{\text{INCIDENT}} \times \text{DMD Absorption Constant})$$
 (7)

Q_{ARRAY} = Q_{ELECTRICAL} + Q_{ILLUMINATION}

where

- T_{ARRAY} = computed array temperature (°C)
- T_{DIODE} = measured temperature sense diode temperature (°C)
- R_{ARRAY-TO-DIODE} = package thermal resistance from array to diode (°C/W)
- Q_{ARRAY} = total power, electrical plus absorbed, on the DMD array (W)
 Refer to Temperature Rise Through the Package for Heatsink Design for details
- Q_{ELECTRICAL} = nominal electrical power dissipation by the DMD (W)
- Q_{ILLUMINATION} = Absorbed illumination heat load (W)
- Q_{INCIDENT} = incident power on the DMD (W)

The temperature sense diode to array thermal resistance (R_{ARRAY-TO-DIODE}) assumes a non-uniform illumination distribution on the DMD as shown in Figure 20. For illumination profiles more uniform than the one highlighted in Figure 20, the value provided here is valid. However, for more non-uniform profiles (e.g. Gaussian distribution), the thermal resistance will be higher. Please contact TI to determine an accurate value for this case.

The following sample calculations assume 10% of the total incident light falls outside of the active array and POM, and the mirrors are in the OFF state.

- 1. DMD Absorption Constant = $0.895 0.004783 \times 90 = 0.46$
- 2. Q_{ELECTRICAL} = 0.4 W
- 3. $R_{ARRAY-TO-DIODE} = 0.8$ °C/W
- 4. Q_{INCIDENT} = 10 W
- 5. $T_{DIODE} = 50^{\circ}C$
- 6. $Q_{ARRAY} = 0.4 W + (0.46 \times 10 W) = 5 W$
- 7. $T_{ARRAY} = 50^{\circ}C + (5 \text{ W} \times 0.8^{\circ}C/\text{W}) = 54.0^{\circ}C$

3 Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



7.7 Micromirror Landed-On/Landed-Off Duty Cycle

7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the On state versus the amount of time the same micromirror is landed in the Off state.

As an example, a landed duty cycle of 90/10 indicates that the referenced pixel is in the On state 90% of the time (and in the Off state 10% of the time), whereas 10/90 would indicate that the pixel is in the Off state 90% of the time. Likewise, 50/50 indicates that the pixel is On 50% of the time and Off 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (On or Off), the two numbers (percentages) always add to 100.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The DLP5531-Q1 chipset is designed to support projection-based automotive applications such as headlight systems.

8.2 Typical Application

The chipset consists of three components—the DLP5531-Q1 Automotive DMD, the DLPC230-Q1, and the TPS99000-Q1. The DMD is a light modulator consisting of tiny mirrors that are used to form and project images. The DLPC230-Q1 is a controller for the DMD; it formats incoming video and controls the timing of the DMD illumination sources and the DMD in order to display the incoming video. The TPS99000-Q1 is a high performance voltage regulator for the DMD and a management IC for the entire chipset. In conjunction, the DLPC230-Q1 and the TPS99000-Q1 can be used for system-level monitoring, diagnostics, and failure detection features. Figure 21 is a system level block diagram with these devices in the DLP headlight module configuration and displays the primary features and functions of each device.




Figure 21. Headlight System Block Diagram

Submit Documentation Feedback

Copyright © 2016–2018, Texas Instruments Incorporated



Typical Application (continued)

8.2.1 Application Overview

Figure 21 shows the system block diagram for a DLP headlight module. The system uses the DLPC230-Q1, TPS99000-Q1, and the DLP5531-Q1 Automotive DMD to enable a headlight projection system with unprecedented resolution and grayscale light control. The combination of the DLPC230-Q1 and TPS99000-Q1 removes the need for external SDRAM and a dedicated microprocessor. The chipset manages the illumination control of LED sources, power sequencing functions, and system management functions. Additionally, the chipset supports numerous system diagnostic and built-in self test (BIST) features. The following paragraphs describe the functionality of the chipset used for a headlight projection system in more detail.

The DLPC230-Q1 is a controller for the DMD and the light sources in the DLP headlight module. It receives input video from the host and synchronizes DMD and light source timing in order to achieve the desired video. The DLPC230-Q1 formats input video data that is displayed on the DMD. It synchronizes these video segments with light source timing in order to create a video with grayscale shading.

The DLPC230-Q1 receives inputs from a host processor in the vehicle. The host provides commands and input video data. Host commands can be sent using either the I²C bus or SPI bus. The bus that is not being used for host commands can be used as a read-only bus for diagnostic purposes. Input video can be sent over an OpenLDI bus or a parallel 24-bit bus. The 24-bit bus can be limited to only 8-bits of data for single light source systems such as headlights. The SPI flash memory provides the embedded software for the DLPC230-Q1's ARM core, any calibration data, and default settings. The TPS99000-Q1 provides diagnostic and monitoring information to the DLPC230-Q1 using an SPI bus and several other control signals such as PARKZ, INTZ, and RESETZ to manage power-up and power-down sequencing. The TMP411 uses an I²C interface to provide the DMD array temperature to the DLPC230-Q1.

The outputs of the DLPC230-Q1 are configuration and monitoring commands to the TPS99000-Q1, timing controls to the LED or laser driver, control and data signals to the DMD, and monitoring and diagnostics information to the host processor. The DLPC230-Q1 communicates with the TPS99000-Q1 over an SPI bus. It uses this to configure the TPS99000-Q1 and to read monitoring and diagnostics information from the TPS99000-Q1. The DLPC230-Q1 sends drive enable signals to the LED or laser driver, and synchronizes this with the DMD mirror timing. The control signals to the DMD are sent using a sub-LVDS interface.

The TPS99000-Q1 is a highly integrated mixed-signal IC that controls DMD power, the timing and amplitude of the LEDs or lasers, and provides monitoring and diagnostics information for the DLP headlight module. The power sequencing and monitoring blocks of the TPS99000-Q1 properly power up the DMD and provide accurate DMD voltage rails (–16 V, 8.5 V, and 10 V), and then monitor the system's power rails during operation. The integration of these functions into one IC significantly reduces design time and complexity. The TPS99000-Q1 also has several output signals that can be used to control a variety of LED or laser driver topologies. The TPS99000-Q1 has several general-purpose ADCs that designers can use for system level monitoring, such as over-brightness detection.

The TPS99000-Q1 receives inputs from the DLPC230-Q1, the power rails it monitors, the host processor, and potentially several other ADC ports. The DLPC230-Q1 sends configuration and control commands to the TPS99000-Q1 over an SPI bus and several other control signals. The DLPC230-Q1's clocks are also monitored by the watchdogs in the TPS99000-Q1 to detect any errors. The power rails are monitored by the TPS99000-Q1 in order to detect power failures or glitches and request a proper power down of the DMD in case of an error. The host processor can read diagnostics information from the TPS99000-Q1 using a dedicated SPI bus, which enables independent monitoring. Additionally the host can request the image to be turned on or off using a PROJ_ON signal. Lastly, the TPS99000-Q1 has several general-purpose ADCs that can be used to implement system level monitoring functions.



Typical Application (continued)

The outputs of the TPS99000-Q1 are diagnostic information and error alerts to the DLPC230-Q1, and control signals to the LED or laser driver. The TPS99000-Q1 can output diagnostic information to the host and the DLPC230-Q1 over two SPI buses. In case of critical system errors, such as power loss, it outputs signals to the DLPC230-Q1 that trigger power down or reset sequences. It also has output signals that can be used to implement various LED or laser driver topologies.

The DMD is a micro-electro-mechanical system (MEMS) device that receives electrical signals as an input (video data), and produces a mechanical output (mirror position). The electrical interface to the DMD is a sub-LVDS interface with the DLPC230-Q1. The mechanical output is the state of more than 1.3 million mirrors in the DMD array that can be tilted ±12°. In a projection system the mirrors are used as pixels in order to display an image.

8.2.2 Reference Design

For information about connecting together the DLP5531-Q1 DMD, DLPC230-Q1 controller, and TPS99000-Q1, please contact the TI Application Team for additional information about the DLP5531-Q1 evaluation module (EVM). TI has optical-mechanical reference designs available, see the TI Application team for more information.

8.2.3 Application Mission Profile Consideration

Each application is anticipated to have different mission profiles, or number of operating hours at different temperatures. To assist in evaluation the Application Report Reliability Lifetime Estimates for DLP3030-Q1 and DLP553x-Q1 DMDs in Automotive Applications may be provided. See the TI Application team for more information.



9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.

CAUTION

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

VDD, VDDI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. VSS must also be connected.

9.1 Power Supply Power-Up Procedure


- During power-up, VDD and VDDI must always start and settle before VOFFSET, VBIAS, and VRESET voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in the Recommended Operating Conditions.
- During power-up, the DMD's LPSDR input pins shall not be driven high until after VDD and VDDI have settled at operating voltage.
- During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 22.

9.2 Power Supply Power-Down Procedure

- The power-down sequence is the reverse order of the previous power-up sequence. VDD and VDDI must be supplied until after VBIAS, VRESET, and VOFFSET are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET, but it is a strict requirement that the delta between VBIAS and VOFFSET must be within the specified limit shown in the Recommended Operating Conditions (Refer to Note 2 for Figure 22).
- During power-down, the DMD's LPSDR input pins must be less than VDDI, the specified limit shown in the Recommended Operating Conditions.
- During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and VBIAS.
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 22.

TEXAS INSTRUMENTS

9.3 Power Supply Sequencing Requirements



- (1) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than specified in the Recommended Operating Conditions. OEMs may find that the most reliable way to ensure this is to power VOFFSET prior to VBIAS during power-up and to remove VBIAS prior to VOFFSET during power-down. Also, TPS99000-Q1 is capable of managing the timing between VBIAS and VOFFSET.
- (2) To prevent excess current, the supply voltage delta |VBIAS VRESET| must be less than specified than the limit shown in the Recommended Operating Conditions.
- (3) When system power is interrupted, the TPS9000 initiates hardware power-down that disables VBIAS, VRESET and VOFFSET after the Micromirror Park Sequence.
- (4) Drawing is not to scale and details are omitted for clarity.

Figure 22. Power Supply Sequencing Requirements (Power Up and Power Down)



10 Layout

10.1 Layout Guidelines

Please refer to the DLPC230-Q1 and TPS99000-Q1 data sheets for specific PCB layout and routing guidelines. For specific DMD PCB guidelines, use the following:

- Match lengths for the LS_WDATA and LS_CLK signals.
- · Minimize vias, layer changes, and turns for the HS bus signals.
- Minimum of two 220-nF decoupling capacitors close to VBIAS.
- Minimum of two 220-nF decoupling capacitors close to VRESET.
- Minimum of two 220-nF decoupling capacitors close to VOFFSET.
- Minimum of four 100-nF decoupling capacitors close to VDDI and VDD.
- Temperature Diode Pins

The DMD has an internal diode (PN junction) that is intended to be used with an external TI TMP411 temperature sensing IC. PCB traces from the DMD's temperature diode pins to the TMP411 are sensitive to noise. Please see the TMP411 data sheet for specific routing recommendations.

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Device Support

11.1.1 Device Nomenclature




Figure 23. Part Number Description

11.1.2 Device Markings

The device marking includes the legible character string GHJJJJK DLP5531AFYKQ1. GHJJJJK is the lot trace code. DLP5531AFYKQ1 is the part number.




Figure 24. DMD Marking

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 2. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|-------------|----------------|--------------|---------------------|------------------|---------------------|
| DLP5531-Q1 | Link | Link | Link | Link | Link |
| DLPC230-Q1 | Link | Link | Link | Link | Link |
| TPS99000-Q1 | Link | Link | Link | Link | Link |



11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. DLP is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

21-Jul-2018

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|---------------------------|------------------|---------------|--------------|----------------------|---------|
| DLP5531AFYKQ1 | ACTIVE | CPGA | FYK | 149 | 33 | RoHS & Green (In Work) | NI-PD-AU | Level-1-NC-NC | -40 to 105 | | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.









IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.