


*For Immediate Assistance, Contact Your Local Salesperson*



**DAC602**

PRELIMINARY INFORMATION  
SUBJECT TO CHANGE  
WITHOUT NOTICE

## 12-Bit 100MHz Latched TTL DIGITAL-TO-ANALOG CONVERTER

### FEATURES

- LOW HARMONICS: 72dB AT 10MHz
- LOW SETUP AND HOLD TIMES
- LOW POWER: 490mW
- LOW REFERENCE DRIFT:  $\pm 20\text{ppm}/^\circ\text{C}$
- LOW GLITCH
- STREAMLINED PINOUT:  
28-Pin 0.3" DIP or SOIC Package

### APPLICATIONS

- TELECOMMUNICATIONS:  
Local Oscillator Generation  
Modulated Baseband Generation
- FUNCTION GENERATORS
- ARBITRARY WAVEFORM GENERATORS
- TEST EQUIPMENT


### DESCRIPTION

The DAC602 is a high speed, high performance digital-to-analog converter capable of 100MHz data rates. It is complete with a low-drift reference and internal latches.

The user-friendly dual master/slave latches require minimal setup and hold times, thus reducing the speed and cost requirements of the driving

memory. These optimized latches are also designed to suppress digital feedthrough. Segmented DAC current sources further minimize the output glitch.

The DAC602 has been optimized for excellent spurious-free dynamic performance while dissipating only 490mW. This high performance device is available in streamlined (0.3" wide) 28-pin DIP and SOIC packages. A mil temp range DIP is also available.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706  
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (602) 899-1510 • Immediate Product Info: (800) 548-6132



Or, Call Customer Service at 1-800-548-6132 (USA Only)

## SPECIFICATIONS

TA = +25°C, +V<sub>S</sub> = +5V, -V<sub>S</sub> = 5.2V, using internal reference unless otherwise noted.

PARAMETER	CONDITIONS	TEMP	DAC602P, U, HSQ			DAC602PB, UB			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>TEMPERATURE RANGE</b>									
Specification: P, PB, U, UB Grades	Tambient		-40		+85	*		*	°C
HSQ Grade			-55		+125	*		*	°C
Thermal Resistance: H Package	Junction-to-Ambient			75			*	*	°C/W
P Package				75			*	*	°C/W
U Package				76			*	*	°C/W
<b>DIGITAL INPUTS</b>									
Logic Inputs			TTL/HCT Compatible				*	*	
Resolution					12		*	*	Bits
TTL Logic Input Levels: $V_{IL}$	Logic "0"	Full			0.8		*	*	V
$I_{IL}$		Full			+10		*	*	μA
$V_{IH}$	Logic "1"	Full	+2			*		*	V
$I_{IH}$		Full			+10		*	*	μA
<b>DIGITAL TIMING</b>									
Input Data Rate		Full	DC		100	*		*	MHz
Clock Pulse Width High or Low		Full		2.5		*	*	*	ns
Data Set-up Time	Referred to Clock	Full		500		*	*	*	ps
Hold Time	Referred to Clock	Full		500		*	*	*	ps
Propagation Delay		Full		2		*	*	*	ns
<b>ANALOG OUTPUT</b>									
Analog Output			Complementary, Unipolar				*	*	
Full Scale Output Current $V_{OUT}$	All Bits High, $R_L = 0\Omega$	Full		-19.995		*	*	*	mA
Low Output Current, $V_{OUT}$	All Bits Low, $R_L = 0\Omega$	Full		0		*	*	*	mA
Output Resistance <sup>(1)</sup>	No External Termination	Full	632	744	856	*	*	*	Ω
Output Capacitance		Full		3		*	*	*	pF
<b>REFERENCE CHARACTERISTICS</b>									
<b>REFIN</b>									
Input Range	Standard Reference Voltage	Full	0	-2.5	-2.7	*	*	*	V
Input Resistance		Full		2		*	*	*	kΩ
Full Power Bandwidth				500		*	*	*	kHz
<b>REFOUT</b>									
Accuracy	Internal Reference	+25°C	-2.49	-2.5	-2.51	*	*	*	ppm
Drift		Full		20		*	*	*	ppm/°C
<b>TRANSFER CHARACTERISTICS</b>									
Monotonicity		Full	Guaranteed			Guaranteed			
Differential Linearity Error	Worst Case Code	+25°C		0.5	1.0		0.3	0.5	LSB
		Full		0.6	2.0		0.35	0.5	LSB
Integral Linearity Error		+25°C		0.5	1.0		0.5	0.75	LSB
		Full		0.75	2.0		0.6	1.0	LSB
Gain Error		Full		0.3	0.7		0.2	0.5	%FSR
Output Offset		Full		0.4	0.7		0.2	0.5	%FSR
Power Supply Rejection	$\Delta -V_S = \pm 10\%$	Full		±0.03	±0.07		*	*	%FSR/%
	$\Delta +V_S = \pm 5\%$	Full		±0.01	±0.07		*	*	%FSR/%
<b>TIME DOMAIN PERFORMANCE</b>									
Rise Time		+25°C		770		*	*	*	ps
Fall Time		+25°C		510		*	*	*	ps
Settling Time		Full		4		*	*	*	ns
±0.1%	Major Carry, 1LSB Change	Full		15		*	*	*	ns
±0.04%		Full		1.5		*	*	*	ns
Glitch Energy		Full				*	*	*	pV <sub>S</sub>
<b>DYNAMIC PERFORMANCE</b>									
<b>Spurious Free Dynamic Range (SFDR)</b>									
$f_0 = 1\text{MHz}$	$f_{\text{CLOCK}} = 20\text{MHz}$	+25°C		78		*	*	*	dBFS
$f_0 = 5\text{MHz}$	$f_{\text{CLOCK}} = 20\text{MHz}$	+25°C		72		*	*	*	dBFS
$f_0 = 1\text{MHz}$	$f_{\text{CLOCK}} = 50\text{MHz}$	+25°C		76		*	*	*	dBFS
$f_0 = 5\text{MHz}$	$f_{\text{CLOCK}} = 50\text{MHz}$	+25°C		74		*	*	*	dBFS
$f_0 = 10\text{MHz}$	$f_{\text{CLOCK}} = 50\text{MHz}$	+25°C		72		*	*	*	dBFS
$f_0 = 5\text{MHz}$	$f_{\text{CLOCK}} = 100\text{MHz}$	+25°C		73		*	*	*	dBFS
$f_0 = 10\text{MHz}$	$f_{\text{CLOCK}} = 100\text{MHz}$	+25°C		72		*	*	*	dBFS
$f_0 = 20\text{MHz}$	$f_{\text{CLOCK}} = 100\text{MHz}$	+25°C		62		*	*	*	dBFS
Differential Gain Error	NTSC, PAL	+25°C		TBD		*	*	*	%
Differential Phase Error	NTSC, PAL	+25°C		TBD		*	*	*	°
Output Noise	Bits 1-12 High	+25°C		10.6		*	*	*	nV/√Hz
<b>POWER SUPPLY REQUIREMENTS</b>									
Supply Voltages: $+V_S$	Operating	Full	+4.75	+5.0	+5.25	*	*	*	V
$-V_S$		Full	-5.46	-5.2	-4.94	*	*	*	V
Supply Currents: $+I_S$	Operating	Full		2	2.3	*	*	*	mA
$-I_S$		Full		92	105	*	*	*	mA
Power Consumption		Full		488	560	*	*	*	mW

NOTE: (1) The DAC602 output may be externally terminated with a 53.6Ω resistor to ground for an equivalent 50Ω output impedance and 0V to -1V output swing.



For Immediate Assistance, Contact Your Local Salesperson

#### ORDERING INFORMATION

Basic Model Number	DAC602	( )	( )	( )
Package Code				
P				
U				
H				
Performance Grade Code				
No letter or "B" = -40°C to +85°C				
S = -55°C to +125°C				
Reliability Screening				
Q-Screened (HS Model Only)				

#### ABSOLUTE MAXIMUM RATINGS

+V <sub>S</sub>	+6V
-V <sub>S</sub>	0.3V to -7V
Logic Inputs	0V to -5.5V
Junction Temperature	+165°C
Storage Temperature	-65°C to +165°C
Lead Temperature (soldering, 10s)	+300°C
(soldering, SOIC, 3s)	+260°C

Stresses above these ratings may permanently damage the device.

#### PACKAGE INFORMATION<sup>(1)</sup>

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC602H, HSO	28-Pin, 0.3" Wide Hermetic DIP	247
DAC602P, PB	28-Pin, 0.3" Wide Plastic DIP	246
DAC602U, UB	28-Pin, 0.3" Wide SOIC	217


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

#### PIN DEFINITIONS

PIN NO	DESIGNATION	DESCRIPTION
1	B <sub>1</sub>	Bit 1, Most Significant Bit
2	B <sub>2</sub>	
3	B <sub>3</sub>	
4	B <sub>4</sub>	
5	B <sub>5</sub>	
6	B <sub>6</sub>	
7	B <sub>7</sub>	
8	B <sub>8</sub>	
9	B <sub>9</sub>	
10	B <sub>10</sub>	
11	B <sub>11</sub>	
12	B <sub>12</sub>	
13	Clock	Bit 12, Least Significant Bit
14	+V <sub>S</sub>	Data Clocking Input
15	GND	Positive Supply Input (+5V)
16	-V <sub>S</sub>	Ground
17	DIVGND	Negative Supply Input (-5.2V)
18	BYP	Divider Ground
19	LM	Bypass DAC
20	NC	Latch Mode <sup>(1)</sup>
21	-V <sub>S</sub>	No Internal Connection
22	NOUT	Negative Supply Input (-5.2V)
23	OUT	Complementary Output
24	REFIN	Output
25	REFOUT	Reference Input
26	GND	Reference Output
27	-V <sub>S</sub>	Ground
28	GND	Negative Supply Input (-5.2V)

NOTE: (1) If LM is left floating, the input latches will be in the latch mode. If LM is grounded, the input latches will be in the transparent mode.

#### TIMING DIAGRAM



NOTE: Timing is specified in the mode with the LATCH mode floating.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.