For Immediate Assistance, Contact Your Local Salesperson





DAC602

PRELIMINARY INFORMATION SUBJECT TO CHANGE WITHOUT NOTICE

12-Bit 100MHz Latched TTL DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW HARMONICS: 72dB AT 10MHz
- LOW SETUP AND HOLD TIMES
- LOW POWER: 490mW
- LOW REFERENCE DRIFT: ±20ppm/°C
- LOW GLITCH
- STREAMLINED PINOUT: 28-Pin 0.3" DIP or SOIC Package

APPLICATIONS


- TELECOMMUNICATIONS:
 Local Oscillator Generation
 Modulated Baseband Generation
- FUNCTION GENERATORS
- ARBITRARY WAVEFORM GENERATORS
- TEST EQUIPMENT

DESCRIPTION

The DAC602 is a high speed, high performance digital-to-analog converter capable of 100MHz data rates. It is complete with a low-drift reference and internal latches.

The user-friendly dual master/slave latches require minimal setup and hold times, thus reducing the speed and cost requirements of the driving memory. These optimized latches are also designed to suppress digital feedthrough. Segmented DAC current sources further minimize the output glitch.

The DAC602 has been optimized for excellent spurious-free dynamic-performance while dissipating only 490mW. This high performance device is available in streamlined (0.3" wide) 28-pin DIP and SOIC packages. A mil temp range DIP is also available.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd. • Tucson, AZ 85706

Tel: (802) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (802) 889-1510 • Immediate Product Info: (800) 549-6132

E E

Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS

TA = +25°C, +V_s = +5V, -V_s = 5.2V, using internal reference unle


17 - 723 0, TVg = 73V, -Vg = 3.2V, U			DA	C602P, U,	HSQ	D	AC602PB,	UB		1
PARAMETER	CONDITIONS	TEMP	MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
TEMPERATURE RANGE										
Specification: P, PB, U, UB Grades	Tambient		-40 -55		+85	•			°C	
HSQ Grade Thermal Resistance: H Package	Junction-to-Ambient		-55	75	+125			ļ	°C/W	
P Package	odiction-to-Ampletit		1	75	i				∘C\W	
U Package		1		75					°C/W	
DIGITAL INPUTS										N
Logic Inputs		1	TLA	HCT Com						DAC602
Resolution TTL Logic Input Levels: V _{IL}	Lauria FOT	Full			12			•	Bits	9
TTE Logic input Levels: YE	Logic "0"	Full	1		0.8 +10			:	μΑ	O
V _{IH}	Logic "1"	Full	+2		7.0				V.	⋖
L _{IH}	,	Full		í	+10				μA	
DIGITAL TIMING										
Input Data Rate		Full	DC		100	•		•.,	MHz	
Clock Pulse Width High or Low Data Set-up Time	Referred to Clock	Full		2.5					ns	3
Hold Time	Referred to Clock	Full Full		500 500				i	ps	
Propagation Delay	Troisings to Clock	Full		2 ~		- 1			ps:	
ANALOG OUTPUT									.10	S
Analog Output			Comple	mentary,	Unipolar		1.0	181	:	Œ
Full Scale Output Current Vour	All Bits High, $R_L = 0\Omega$	Full		-19.995			•		`mA	ш
Low Output Current, Vout	All Bits Low, $R_L = 0\Omega$	Full		0	i		·:		mA	 -
Output Resistance(1) Output Capacitance	No External Termination	Full	632	744	856		:		W	Œ
REFERENCE CHARACTERISTICS		ruii		3					pF	DIGITAL-TO-ANALOG CONVERTERS
REFIN	Standard Reference Voltage	Full		-2.5					v	>
Input Range		Full	0	1.5	-2.7				. v	2
Input Resistance				2			•		kΩ	\overline{o}
Full Power Bandwidth				500			•		kHz	\simeq
REFOUT	Internal Reference	0.500								
Accuracy Drift		+25°C Full	-2.49	-2.5 20	-2.51				ppm	5
TRANSFER CHARACTERISTICS		Full	 	20					ppm/°C	Ŏ
Monotonicity		Full		 Guarantee	d		i Guaranteed			
Differential Linearity Error	Worst Case Code	+25°C	,	0.5	1.0		0.3	0.5	LSB	$\overline{\mathbf{A}}$
		Full		0.6	2.0		0.35	0.5	LSB	2
Integral Linearity Error		+25°C		0.5	1.0		0.5	0.75	LSB	7
Gain Error		Full		0.75 0.3	2.0 0.7		0.6 0.2	1.0 0.5	LSB %FSR	
Output Offset		Full		0.4	0.7		0.2	0.5	%FSR	0
Power Supply Rejection	$\Delta - V_S = \pm 10\%$	Full		±0.03	±0.07		•	•	%FSR/%	
	Δ +V _S = ±5%	Full		±0.01	±0.07			•	%FSR/%	-
TIME DOMAIN PERFORMANCE										7
Rise Time Fall Time		+25°C		770					ps	
Settling Time		+25°C		510			اوي		ρs	7
±0.1%	Major Carry, 1LSB Change	Full		. 4					ns	\mathbf{c}
±.024%		Full		15			•		115	_
Glitch Energy		Full		1.5			•		pVs	
DYNAMIC PERFORMANCE					التجرير					
Spurious Free Dynamic Range (SFD f _O = 1MHz	(F) 20MU	2500		70					1050	
f _O = 1MHz	f _{CLOCK} = 20MHz f _{CLOCK} = 20MHz	+25°C +25°C		78 72				الي	dBFS dBFS	
fo = 1MHz	fcrock = 50MHz	+25°C		76					dBFS	
$f_0 = 5MHz$	TOLOGK = 50MHZ	+25°C		74			•		dBFS	
f _O = 10MHz	for cor = 50MHz	+25°C		72	التري		•		dBF\$	
to = 5MHz	f _{CLOCK} = 100MHz	+25°C	'	73	الترور				dBFS	
$f_0 = 10MHz$ $f_0 = 20MHz$	f _{CLOCK} = 100MHz f _{CLOCK} = 100MHz	+25°C		. 72					dBFS	
Differential Gain Error	NTSC, PAL	+25°C +25°C		62 TBD					dBFS %	
Differential Phase Error	NTSC, PAL	+25°C		TBD					0	
Output Noise	Bits 1-12 High	+25°C		10.6			•		nV √Hz	
POWER SUPPLY REQUIREMENTS										
Supply Voltages: +Vs	Operating	Full	+4.75	+5.0	+5.25	•		. •	٧	
-V _S	Onesation	Full	-5.46	-5.2	-4.94			:	٧	
Supply Currents: +I _S -I _S	Operating	Full Full		2 92	2.3 105				mA	
Power Consumption		Full		488	560			•	mA mW	
		كتبني		-100	000		كالمنا		- 1111	

Burr-Brown IC Data Book—Data Conversion Products

3.33

For Immediate Assistance, Contact Your Local Salesperson

ORDERING INFORMATION



ABSOLUTE MAXIMUM RATINGS

+V ₈ +6V
-V _s
Logic Inputs 0V to -5.5V
Junction Temperature+165°C
Storage Temperature65°C to +165°C
Lead Temperature (soldering, 10s)+300°C
(soldering, SOIC, 3s)+260°C
Stresses above these ratings may permanently damage the device.


PACKAGE INFORMATION(1)

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC602H, HSQ	28-Pin, 0.3" Wide Hermetic DIP	247
DAC602P, PB	28-Pin, 0.3" Wide Plastic DIP	246
DAC602U, UB	28-Pin. 0.3" Wide SOIC	217

PIN DEFINITIONS

IN DEI INITIONS						
PIN NO	DESIGNATION	DESCRIPTION				
.1	В,	Bit 1, Most Significant Bit				
2	B ₂					
3	В.					
4	B,					
5	B* B					
6	B ₄					
7	В,					
8	B,					
9	B,					
10	B,,					
11	В,,					
12	B ₁₂	Bit 12, Least Significant Bit				
13	Clock	Data Clocking Input				
14	+V _s	Positive Supply Input (+5V)				
15	GNĎ	Ground				
16	-V _s	Negative Supply Input (-5.2V)				
17	DIVGND	Divider Ground				
18	BYP	Bypass DAC				
19	LM	Latch Mode(1)				
20	NC	No Internal Connection				
21	-V _s	Negative Supply Input (-5.2V)				
22	NOŬT	Complementary Output				
23	OUT	Output				
24	REFIN	Reference Input				
25	REFOUT	Reference Output				
26	GND	Ground				
27	-V _s	Negative Supply Input (-5.2V)				
28	GND	Ground				

NOTE: (1) If LM is left floating, the input latches will be in the latch mode. LM is grounded, the input latches will be in the transparent mode.



NOTE: Timing is specified in the mode with the LATCH mode floating.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

Burr-Brown IC Data Book—Data Conversion Products