www.ti.com

SGLS387D - JULY 2007 - REVISED OCTOBER 2009

CLASS V. 14-BIT, 400-MSPS DIGITAL-TO-ANALOG CONVERTER

Check for Samples: DAC5675A-SP

FEATURES

- 400-MSPS Update Rate
- LVDS-Compatible Input Interface
- Spurious-Free Dynamic Range (SFDR) to Nyquist
 - 69 dBc at 70 MHz IF, 400 MSPS
- W-CDMA Adjacent Channel Power Ratio (ACPR)
 - 73 dBc at 30.72 MHz IF, 122.88 MSPS
 - 71 dBc at 61.44 MHz IF, 245.76 MSPS
- Differential Scalable Current Outputs:
 2 mA to 20 mA
- On-Chip 1.2-V Reference
- Single 3.3-V Supply Operation
- Power Dissipation: 660 mW at f_{CLK} = 400 MSPS, f_{OUT} = 20 MHz
- High-Performance 52-Pin Ceramic Quad Flat Pack (HFG)

QML-V Qualified, SMD 5962-07204

Military Temperature Range (–55°C to 125°C)

APPLICATIONS

- Cellular Base Transceiver Station Transmit Channel:
 - CDMA: WCDMA, CDMA2000, IS-95
 - TDMA: GSM, IS-136, EDGE/GPRS
 - Supports Single-Carrier and Multicarrier Applications
- Test and Measurement: Arbitrary Waveform Generation

DESCRIPTION/ORDERING INFORMATION

The DAC5675A is a 14-bit resolution high-speed digital-to-analog converter (DAC). The DAC5675A is designed for high-speed digital data transmission in wired and wireless communication systems, high-frequency direct digital synthesis (DDS), and waveform reconstruction in test and measurement applications. The DAC5675A has excellent spurious-free dynamic range (SFDR) at high intermediate frequencies, which makes it well suited for multicarrier transmission in TDMA and CDMA based cellular base transceiver stations (BTSs).

The DAC5675A operates from a single supply voltage of 3.3 V. Power dissipation is 660 mW at $f_{CLK} = 400$ MSPS, $f_{OUT} = 70$ MHz. The DAC5675A provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The output is referred to the analog supply voltage AV_{DD} .

The DAC5675A includes a low-voltage differential signaling (LVDS) interface for high-speed digital data input. LVDS features a low differential voltage swing with a low constant power consumption across frequency, allowing for high-speed data transmission with low noise levels; that is, with low electromagnetic interference (EMI). LVDS is typically implemented in low-voltage digital CMOS processes, making it the ideal technology for high-speed interfacing between the DAC5675A and high-speed low-voltage CMOS ASICs or FPGAs. The DAC5675A current-source-array architecture supports update rates of up to 400 MSPS. On-chip edge-triggered input latches provide for minimum setup and hold times, thereby relaxing interface timing.

The DAC5675A is specifically designed for a differential transformer-coupled output with a $50-\Omega$ doubly-terminated load. With the 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (–2 dBm) is supported. The last configuration is preferred for optimum performance at high output frequencies and update rates. The outputs are terminated to AVDD and have voltage compliance ranges from $AV_{DD}-1$ to $AV_{DD}+0.3$ V.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



An accurate on-chip 1.2-V temperature-compensated bandgap reference and control amplifier allows the user to adjust this output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage may be applied. The DAC5675A features a SLEEP mode, which reduces the standby power to approximately 18 mW.

The DAC5675A is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The device is specified for operation over the military temperature range of –55°C to 125°C.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION⁽¹⁾

| T _A | PACKAGE (2) | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|-----------------------|-----------------------------------|
| –55°C to 125°C | 52 / HFG | 5962-0720401VXC | 5962-0720401VXC DAC5675AMHFG-V |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

FUNCTIONAL BLOCK DIAGRAM





Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

| | | | UNIT | |
|-------------------------------------|--------------------------------------|--------------------------------|------|--|
| | AV _{DD} ⁽²⁾ | -0.3 to 3.6 | V | |
| Supply voltage range | DV _{DD} ⁽³⁾ | -0.3 to 3.6 | | |
| | AV _{DD} to DV _{DD} | -3.6 to 3.6 | | |
| Voltage between AGND and DO | GND | -0.3 to 0.5 | V | |
| CLK, CLKC ⁽²⁾ | | -0.3 to AV _{DD} + 0.3 | V | |
| Digital input D[13:0]A, D[13:0]B | ⁽³⁾ , SLEEP, DLLOFF | -0.3 to DV _{DD} + 0.3 | V | |
| IOUT1, IOUT2 ⁽²⁾ | | -1 to AV _{DD} + 0.3 | V | |
| EXTIO, BIASJ ⁽²⁾ | | -1 to AV _{DD} + 0.3 | V | |
| Peak input current (any input) | | 20 | mA | |
| Peak total input current (all input | uts) | -30 | mA | |
| Operating free-air temperature | range, T _A | -55 to 125 | °C | |
| Storage temperature range | | -65 to 150 | °C | |
| Lead temperature 1,6 mm (1/16 | in) from the case for 10 s | 260 | °C | |

⁽¹⁾ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ Measured with respect to AGND

⁽³⁾ Measured with respect to DGND



DC Electrical Characteristics (Unchanged after 100 kRad)

over operating free-air temperature range, typical values at 25°C, $AV_{DD} = 3.3 \text{ V}$, $DV_{DD} = 3.3 \text{ V}$, $I_{O(FS)} = 20 \text{ mA}$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|----------------------|------------------------------|---|-----------------------------------|---------|------------------------|---------------|--|
| Resolution | า | 14 | | | | Bit | |
| DC Accura | acy ⁽¹⁾ | | | | , | | |
| INL | Integral nonlinearity | T _{MIN} to T _{MAX} | -4 | ±1.5 | 4.6 | LSB | |
| DNL | Differential nonlinearity | T _{25C} to T _{MAX} | -2 | ±0.6 | 2.2 | 1.00 | |
| | | T _{MIN} | -2 | ±0.6 | 2.5 | LSB | |
| Monotonici | ty | | Monoto | nic 12b | Level | | |
| Analog Ou | ıtput | | | | , | | |
| I _{O(FS)} | Full-scale output current | | 2 | | 20 | mA | |
| | Output compliance range | $AV_{DD} = 3.15 \text{ V to } 3.45 \text{ V},$ $I_{O(FS)} = 20 \text{ mA}$ | AV _{DD} – 1 | | AV _{DD} + 0.3 | V | |
| | Offset error | | | 0.01 | | %FSR | |
| | Gain error | Without internal reference | -10 | 5 | 10 | %FSR | |
| | Gaill elloi | With internal reference | -10 | 2.5 | 10 | 70F3K | |
| | Output resistance | | | 300 | | kΩ | |
| | Output capacitance | | | 5 | | pF | |
| Reference | Output | | | | | | |
| V _(EXTIO) | Reference voltage | | 1.17 | 1.23 | 1.30 | V | |
| | Reference output current (2) | | | 100 | | nA | |
| Reference | Input | | | | | | |
| $V_{(EXTIO)}$ | Input reference voltage | | 0.6 | 1.2 | 1.25 | V | |
| | Input resistance | | | 1 | | ΜΩ | |
| | Small-signal bandwidth | | | 1.4 | | MHz | |
| | Input capacitance | | | 100 | | pF | |
| Temperatu | ure Coefficients | | | | | | |
| | Offset drift | | | 12 | | ppm of FSR/°C | |
| $\Delta V_{(EXTIO)}$ | Reference voltage drift | | | ±50 | | ppm/°C | |
| Power Sup | oply | | | | | | |
| AV_{DD} | Analog supply voltage | | 3.15 | 3.3 | 3.6 | V | |
| DV_DD | Digital supply voltage | | 3.15 | 3.3 | 3.6 | V | |
| I _(AVDD) | Analog supply current (3) | | | 115 | 148 | mA | |
| I _(DVDD) | Digital supply current (3) | | | 85 | 130 | mA | |
| D | Power discipation | Sleep mode | | 18 | | mW | |
| P_D | Power dissipation | $AV_{DD} = 3.3 \text{ V}, DV_{DD} = 3.3 \text{ V}$ | = 3.3 V, DV _{DD} = 3.3 V | | 900 | IIIVV | |
| APSRR | Analog and digital | Δ\/_ = 2.15 \/ to 2.45 \/ | -0.9 | ±0.1 | 0.9 | %FSR/V | |
| DPSRR | power-supply rejection ratio | $AV_{DD} = 3.15 \text{ V to } 3.45 \text{ V}$ | -0.9 | ±0.1 | 0.9 | 70F3K/V | |

Measured differential at I_{OUT1} and $I_{OUT2}\!\!: 25~\Omega$ to AV_{DD} Use an external buffer amplifier with high impedance input to drive any external load. Measured at $f_{CLK}=400$ MSPS and $f_{OUT}=70$ MHz



AC Electrical Characteristics (Unchanged after 100 kRad)

over operating free-air temperature range, typical values at 25°C, $AV_{DD} = 3.3 \text{ V}$, $DV_{DD} = 3.3 \text{ V}$, $I_{O(FS)} = 20 \text{ mA}$, differential transformer-coupled output, $50-\Omega$ doubly-terminated load (unless otherwise noted)

MAX UNIT **PARAMETER TEST CONDITIONS** MIN TYP **Analog Output** Output update rate 400 **MSPS** f_{CLK} Output setting time to 0.1% Transition: code x2000 to x23_{FF} 12 ns t_{s(DAC)} Output propagation delay 1 t_{PD} ns Output rise time, 10% to 90% 300 t_{r(IOUT)} Output fall time, 90% to 10% 300 $t_{f(IOUT)}$ $IOUT_{FS} = 20 \text{ mA}$ 55 Output noise pA/√Hz $IOUT_{FS} = 2 \text{ mA}$ 30 **AC Linearity** $f_{CLK} = 100 MSPS,$ $f_{OUT} = 19.9 \text{ MHz}$ 70 $f_{CLK} = 160 MSPS$, $f_{OUT} = 41 \text{ MHz}$ 72 $f_{CLK} = 200 MSPS,$ $f_{OUT} = 70 \text{ MHz}$ 68 THD Total harmonic distortion $f_{OUT} = 20.0 \text{ MHz}$ 60 68 dBc $f_{OUT} = 20.0 \text{ MHz}, \text{ for } T_{MIN}$ 57 $f_{CLK} = 400 MSPS$ $f_{OUT} = 70 \text{ MHz}$ 67 $f_{OUT} = 140 \text{ MHz}$ 55 70 $f_{CLK} = 100 MSPS,$ $f_{OUT} = 19.9 \text{ MHz}$ $f_{CLK} = 160 MSPS$, $f_{OUT} = 41 \text{ MHz}$ 73 $f_{OUT} = 70 \text{ MHz}$ 70 $f_{CLK} = 200 MSPS$, Spurious-free dynamic range **SFDR** $f_{OUT} = 20.0 \text{ MHz}$ dBc 62 68 to Nyquist $f_{OUT} = 20.0 \text{ MHz}, \text{ for } T_{MIN}$ 61 $f_{CLK} = 400 \text{ MSPS}$ $f_{OUT} = 70 \text{ MHz}$ 69 $f_{OUT} = 140 \text{ MHz}$ 56 $f_{CLK} = 100 MSPS$, $f_{OUT} = 19.9 \text{ MHz}$ 82 77 $f_{CLK} = 160 MSPS,$ $f_{OUT} = 41 \text{ MHz}$ $f_{OUT} = 70 \text{ MHz}$ $f_{CLK} = 200 MSPS$, 82 Spurious-free dynamic range SFDR dBc within a window, 5 MHz span $f_{OUT} = 20.0 \text{ MHz}$ 82 $f_{CLK} = 400 MSPS$ $f_{OUT} = 70 \text{ MHz}$ 82 75 $f_{OUT} = 140 \text{ MHz}$ SNR Signal-to-noise ratio $f_{CLK} = 400 MSPS$ $f_{OUT} = 20.0 \text{ MHz}$ 60 67 dBc f_{CLK} = 122.88 MSPS, IF = 30.72 MHz, See Figure 11 73 Adjacent channel power ratio ACPR $f_{CLK} = 245.76 \text{ MSPS}, IF = 61.44 \text{ MHz},$ 71 WCDM A with 3.84 MHz BW, dB 5 MHz channel spacing f_{CLK} = 399.36 MSPS, IF = 153.36 MHz, See Figure 13 65 $f_{CLK} = 400 \text{ MSPS}, f_{OUT1} = 70 \text{ MHz}, f_{OUT2} = 71 \text{ MHz}$ 73 Two-tone intermodulation to Nyquist (each tone at $f_{CLK} = 400 \text{ MSPS}, f_{OUT1} = 140 \text{ MHz}, f_{OUT2} = 141 \text{ MHz}$ 62 –6 dBfs) **IMD** dBc Four-tone intermodulation, f_{CLK} = 156 MSPS, f_{OUT} = 15.6, 15.8, 16.2, 16.4 MHz 82 15-MHz span, missing center f_{CLK} = 400 MSPS, f_{OUT} = 68.1, 69.3, 71.2, 72 MHz 74 tone (each tone at -16 dBfs)



Digital Specifications (Unchanged after 100 kRad)

over operating free-air temperature range, typical values at 25°C, $AV_{DD} = 3.3 \text{ V}$, $DV_{DD} = 3.3 \text{ V}$ (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|---|-----------------|------|------|-----|----------|
| LVDS Interfac | e: Nodes D[13:0]A, D[13:0]B | | UI. | | | |
| V _{ITH+} | Positive-going differential input voltage threshold | | | 100 | | mV |
| V _{ITH} _ | Negative-going differential input voltage threshold | | | -100 | | mV |
| Z _T | Internal termination impedance | | 90 | 110 | 132 | Ω |
| C _I | Input capacitance | | | 2 | | pF |
| CMOS Interfac | ce (SLEEP) | | | | | |
| V _{IH} | High-level input voltage | | 2 | 3.3 | | V |
| V_{IL} | Low-level input voltage | | | 0 | 8.0 | V |
| I _{IH} | High-level input current | | -100 | | 100 | μΑ |
| I _{IL} | Low-level input current | | -10 | | 10 | μΑ |
| | Input capacitance | | | 2 | | pF |
| Clock Interfac | e (CLK, CLKC) | | | | | |
| CLK-CLKC | Clock differential input voltage | | 0.4 | | 8.0 | V_{PP} |
| $t_{w(H)}$ | Clock pulse width high | | | 1.25 | | ns |
| t _{w(L)} | Clock pulse width low | | | 1.25 | | ns |
| | Clock duty cycle | | 40 | | 60 | % |
| V _{CM} | Common-mode voltage range | | 1.6 | 2 | 2.4 | V |
| | Input resistance | Node CLK, CLKC | | 670 | | Ω |
| | Input capacitance | Node CLK, CLKC | | 2 | | pF |
| | Input resistance | Differential | | 1.3 | | kΩ |
| | Input capacitance | Differential | | 1 | | pF |
| Timing | | | • | | | |
| t _{SU} | Input setup time | | 1.5 | | | ns |
| t _H | Input hold time | | 0.0 | | | ns |
| t _{DD} | Digital delay time (DAC latency) | | | 3 | | clk |






Figure 1. Timing Diagram

Electrical Characteristics(1)

over operating free-air temperature range, AV_{DD} = 3.3 V, DV_{DD} = 3.3 V, I_{O(FS)} = 20 mA (unless otherwise noted)

| | PLIED TAGES | D DIFFERENTIAL COMMON-MODE B | | LOGICAL BIT BINARY EQUIVALENT | COMMENT |
|--------------------|--------------------|------------------------------|----------------------|-------------------------------------|--|
| V _A (V) | V _B (V) | V _{A,B} (mV) | V _{COM} (V) | | |
| 1.25 | 1.15 | 100 | 1.2 | 1 | |
| 1.15 | 1.25 | -100 | 1.2 | 0 | |
| 2.4 | 2.3 | 100 | 2.35 | 1 | Operation with minimum differential voltage |
| 2.3 | 2.4 | -100 | 2.35 | 0 | (±100 mV) applied to the complementary inputs versus common-mode range |
| 0.1 | 0 | 100 | 0.05 | 1 | |
| 0 | 0.1 | -100 | 0.05 | 0 | |
| 1.5 | 0.9 | 600 | 1.2 | 1 | |
| 0.9 | 1.5 | -600 | 1.2 | 0 | |
| 2.4 | 1.8 | 600 | 2.1 | 1 | Operation with maximum differential voltage |
| 1.8 | 2.4 | -600 | 2.1 | 0 | (±600 mV) applied to the complementary inputs versus common-mode range |
| 0.6 | 0 | 600 | 0.3 | 1 | |
| 0 | 0.6 | -600 | 0.3 | 0 | |

(1) Specifications subject to change.





Figure 2. LVDS Timing Test Circuit and Input Test Levels



HFG PACKAGE (TOP VIEW)





DEVICE INFORMATION

TERMINAL FUNCTIONS

| TERMINAL | | I/O | DESCRIPTION | | |
|-----------|---|-----|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | |
| AGND | 13, 20, 26, 39, 44, 49, 50, 52 | I | Analog negative supply voltage (ground). Pin 13 is internally connected to the heat slug and lid (lid is also grounded internally). | | |
| AV_{DD} | 21, 45, 48, 51 | I | Analog positive supply voltage | | |
| BIASJ | 42 | 0 | Full-scale output current bias | | |
| CLK | 23 | I | External clock input | | |
| CLKC | 22 | I | Complementary external clock | | |
| D[13:0]A | 1, 3, 5, 7, 9, 11, 14, 24, 27, 29, 31, 33, 35, 37 | I | LVDS positive input, data bits 13–0. D13A is the most significant data bit (MSB). D0A is the least significant data bit (LSB). | | |
| D[13:0]B | 2, 4, 6, 8, 10, 12, 15, 25, 28, 30, 32, 34, 36, 38 | 1 | LVDS negative input, data bits 13–0. D13B is the most significant data bit (MSB). D0B is the least significant data bit (LSB). | | |
| DGND | 17, 19 | I | Digital negative supply voltage (ground) | | |
| DV_DD | 16, 18 | I | Digital positive supply voltage | | |
| EXTIO | 43 | I/O | Internal reference output or external reference input. Requires a 0.1-µF decoupling capacitor to AGND when used as reference output. | | |
| IOUT1 | 46 | 0 | DAC current output. Full-scale when all input bits are set '0'. Connect the reference side of the DAC load resistors to AV _{DD} . | | |
| IOUT2 | 47 | 0 | DAC complementary current output. Full-scale when all input bits are '1'. Connect the reference side of the DAC load resistors to AV _{DD} . | | |
| NC | 41 | | Not connected in chip. Can be high or low. | | |
| SLEEP | 40 | I | Asynchronous hardware power-down input. Active high. Internal pulldown. | | |

Table 2. THERMAL INFORMATION

| | PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|---|--|--------|------|
| $R_{\theta JA}$ | Junction-to-free-air thermal resistance | Board mounted, per JESD 51-5 methodology | 21.813 | °C/W |
| $R_{\theta JC}$ | Junction-to-case thermal resistance | MIL-STD-883 test method 1012 | 0.849 | °C/W |

Copyright © 2007–2009, Texas Instruments Incorporated



THERMAL NOTES

This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly under the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends an 11, 9 mm 2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically ground potential.




Figure 3. Estimated Device Life at Elevated Temperatures Electromigration Fail Modes



TYPICAL CHARACTERISTICS




Figure 4.






Figure 5.








Figure 7.



TYPICAL CHARACTERISTICS (continued)




Figure 8.




Figure 9.

SPURIOUS-FREE DYNAMIC RANGE vs FREQUENCY




Figure 10.

W-CDMA TM1 SINGLE CARRIER POWER




Figure 11.



TYPICAL CHARACTERISTICS (continued)




Figure 12.




Figure 13.



APPLICATION INFORMATION

Detailed Description

Figure 14 shows a simplified block diagram of the current steering DAC5675A. The DAC5675A consists of a segmented array of NPN-transistor current sources, capable of delivering a full-scale output current up to 20 mA. Differential current switches direct the current of each current source to either one of the complementary output nodes IOUT1 or IOUT2. The complementary current output enables differential operation, canceling out common-mode noise sources (digital feedthrough, on-chip, and PCB noise), dc offsets, and even-order distortion components, and doubling signal output power.

The full-scale output current is set using an external resistor (R_{BIAS}) with an on-chip bandgap voltage reference source (1.2 V) and control amplifier. The current (I_{BIAS}) through resistor R_{BIAS} is mirrored internally to provide a full-scale output current equal to 16 times I_{BIAS} . The full-scale current is adjustable from 20 mA down to 2 mA by using the appropriate bias resistor value.




Figure 14. Application Simplified Block Diagram



Digital Inputs

The DAC5675A uses a low-voltage differential signaling (LVDS) bus input interface. The LVDS features a low differential voltage swing with low constant power consumption (4 mA per complementary data input) across frequency. The differential characteristic of LVDS allows for high-speed data transmission with low electromagnetic interference (EMI) levels. Figure 15 shows the equivalent complementary digital input interface for the DAC5675A, valid for pins D[13:0]A and D[13:0]B. Note that the LVDS interface features internal $110-\Omega$ resistors for proper termination. Figure 2 shows the LVDS input timing measurement circuit and waveforms. A common-mode level of 1.2 V and a differential input swing of 0.8 V_{PP} is applied to the inputs.

Figure 16 shows a schematic of the equivalent CMOS/TTL-compatible digital inputs of the DAC5675A, valid for the SLEEP pin.




Figure 15. LVDS Digital Equivalent Input




Figure 16. CMOS/TTL Digital Equivalent Input

Clock Input

The DAC5675A features differential LVPECL-compatible clock inputs (CLK, CLKC). Figure 17 shows the equivalent schematic of the clock input buffer. The internal biasing resistors set the input common-mode voltage to approximately 2 V, while the input resistance is typically 670 Ω . A variety of clock sources can be ac-coupled to the device, including a sine-wave source (see Figure 18).

Copyright © 2007–2009, Texas Instruments Incorporated






Figure 17. Clock Equivalent Input




Figure 18. Driving the DAC5675A With a Single-Ended Clock Source Using a Transformer

To obtain best ac performance, the DAC5675A clock input should be driven with a differential LVPECL or sine-wave source as shown in Figure 19 and Figure 20. Here, the potential of V_{TT} should be set to the termination voltage required by the driver along with the proper termination resistors (R_{T}). The DAC5675A clock input can also be driven single ended; this is shown in Figure 21.




Figure 19. Driving the DAC5675A With a Single-Ended ECL/PECL Clock Source






Figure 20. Driving the DAC5675A With a Differential ECL/PECL Clock Source




Figure 21. Driving the DAC5675A With a Single-Ended TTL/CMOS Clock Source

Supply Inputs

The DAC5675A comprises separate analog and digital supplies, (AV_{DD}) and DV_{DD} respectively. These supply inputs can be set independently from 3.6 V down to 3.15 V.

DAC Transfer Function

The DAC5675A has a current sink output. The current flow through IOUT1 and IOUT2 is controlled by D[13:0]A and D[13:0]B. For ease of use, D[13:0] is denoted as the logical bit equivalent of D[13:0]A and its complement D[13:0]B. The DAC5675A supports straight binary coding with D13 being the MSB and D0 the LSB. Full-scale current flows through IOUT2 when all D[13:0] inputs are set high and through IOUT1 when all D[13:0] inputs are set low. The relationship between IOUT1 and IOUT2 can be expressed as Equation 1:

$$IOUT1 = IO_{(FS)} - IOUT2$$
 (1)

 $IO_{(FS)}$ is the full-scale output current sink (2 mA to 20 mA). Because the output stage is a current sink, the current can only flow from AV_{DD} through the load resistors R₁ into the IOUT1 and IOUT2 pins.

The output current flow in each pin driving a resistive load can be expressed as shown in Figure 22, as well as in Equation 2 and Equation 3.




Figure 22. Relationship Between D[13:0], IOUT1 and IOUT2



IOUT1 =
$$\frac{IO_{(FS)} \times (16383 - CODE)}{16384}$$
 (2)

$$IOUT2 = \frac{IO_{(FS)} \times CODE}{16384}$$
(3)

where CODE is the decimal representation of the DAC input word. This would translate into single-ended voltages at IOUT1 and IOUT2, as shown in Equation 4 and Equation 5:

$$VOUT1 = AVDD - IOUT1 \times R_{L}$$
(4)

$$VOUT2 = AVDD - IOUT2 \times R_{L}$$
(5)

Assuming that D[13:0] = 1 and the R_L is 50Ω , the differential voltage between pins IOUT1 and IOUT2 can be expressed as shown in Equation 6 through Equation 8:

$$VOUT1 = 3.3V - 0mA \times 50 = 3.3V$$
 (6)

$$VOUT2 = AVDD - 20mA \times 50 = 2.3V \tag{7}$$

$$VDIFF = VOUT1 - VOUT2 = 1V$$
(8)

If D[13:0] = 0, then IOUT2 = 0mA and IOUT1 = 20mA and the differential voltage VDIFF = -1V.

The output currents and voltages in IOUT1 and IOUT2 are complementary. The voltage, when measured differentially, is doubled compared to measuring each output individually. Care must be taken not to exceed the compliance voltages at the IOUT1 and IOUT2 pins to keep signal distortion low.

Reference Operation

The DAC5675A has a bandgap reference and control amplifier for biasing the full-scale output current. The full-scale output current is set by applying an external resistor R_{BIAS} . The bias current I_{BIAS} through resistor R_{BIAS} is defined by the on-chip bandgap reference voltage and control amplifier. The full-scale output current equals 16 times this bias current. The full-scale output current $IO_{(FS)}$ is thus expressed as Equation 9:

$$I_{O(FS)} = 16 \times I_{BIAS} = \frac{16 \times V_{EXTIO}}{R_{BIAS}}$$
(9)

where V_{EXTIO} is the voltage at terminal EXTIO. The bandgap reference voltage delivers a stable voltage of 1.2 V. This reference can be overridden by applying an external voltage to terminal EXTIO. The bandgap reference can additionally be used for external reference operation. In such a case, an external buffer amplifier with high impedance input should be selected to limit the bandgap load current to less than 100 nA. The capacitor C_{EXT} may be omitted. Terminal EXTIO serves as either an input or output node. The full-scale output current is adjustable from 20 mA down to 2 mA by varying resistor R_{BIAS} .

Analog Current Outputs

Figure 23 shows a simplified schematic of the current source array output with corresponding switches. Differential NPN switches direct the current of each individual NPN current source to either the positive output node IOUT1 or its complementary negative output node IOUT2. The output impedance is determined by the stack of the current sources and differential switches and is >300 k Ω in parallel with an output capacitance of 5 pF.

The external output resistors are referred to the positive supply AV_{DD}.






Figure 23. Equivalent Analog Current Output

The DAC5675A easily can be configured to drive a doubly-terminated $50-\Omega$ cable using a properly selected transformer. Figure 24 and Figure 25 show the 1:1 and 4:1 impedance ratio configuration, respectively. These configurations provide maximum rejection of common-mode noise sources and even-order distortion components, thereby doubling the power of the DAC to the output. The center tap on the primary side of the transformer is terminated to AV_{DD} , enabling a dc-current flow for both IOUT1 and IOUT2. Note that the ac performance of the DAC5675A is optimum and specified using a 1:1 differential transformer-coupled output.




Figure 24. Driving a Doubly Terminated 50-Ω Cable Using a 1:1 Impedance Ratio Transformer






Figure 25. Driving a Doubly Terminated 50 Ω Cable Using a 4:1 Impedance Ratio Transformer

Figure 26(a) shows the typical differential output configuration with two external matched resistor loads. The nominal resistor load of 25 Ω gives a differential output swing of 1 V_{PP} (0.5 V_{PP} single ended) when applying a 20-mA full-scale output current. The output impedance of the DAC5675A slightly depends on the output voltage at nodes IOUT1 and IOUT2. Consequently, for optimum dc-integral nonlinearity, the configuration of Figure 26(b) should be chosen. In this current/voltage (I-V) configuration, terminal IOUT1 is kept at AV_{DD} by the inverting operational amplifier. The complementary output should be connected to AV_{DD} to provide a dc-current path for the current sources switched to IOUT1. The amplifier maximum output swing and the full-scale output current of the DAC determine the value of the feedback resistor R_{FB} . The capacitor C_{FB} filters the steep edges of the DAC5675A current output, thereby reducing the operational amplifier slew-rate requirements. In this configuration, the operational amplifier should operate at a supply voltage higher than the resistor output reference voltage AV_{DD} as a result of its positive and negative output swing around AV_{DD} . Node IOUT1 should be selected if a single-ended unipolar output is desired.




Figure 26. Output Configurations

Sleep Mode

The DAC5675A features a power-down mode that turns off the output current and reduces the supply current to approximately 6 mA. The power-down mode is activated by applying a logic level one to the SLEEP pin, pulled down internally.



DEFINITIONS

Definitions of Specifications and Terminology

Gain error is as the percentage error in the ratio between the measured full-scale output current and the value of $16 \times V_{(EXTIO)}/R_{BIAS}$. A $V_{(EXTIO)}$ of 1.25 V is used to measure the gain error with an external reference voltage applied. With an internal reference, this error includes the deviation of $V_{(EXTIO)}$ (internal bandgap reference voltage) from the typical value of 1.25 V.

Offset error is as the percentage error in the ratio of the differential output current (IOUT1-IOUT2) and the half of the full-scale output current for input code 8192.

THD is the ratio of the rms sum of the first six harmonic components to the rms value of the fundamental output signal.

SNR is the ratio of the rms value of the fundamental output signal to the rms sum of all other spectral components below the Nyquist frequency, including noise, but excluding the first six harmonics and dc.


SINAD is the ratio of the rms value of the fundamental output signal to the rms sum of all other spectral components below the Nyquist frequency, including noise and harmonics, but excluding dc.

ACPR or adjacent channel power ratio is defined for a 3.84-Mcps 3GPP W-CDMA input signal measured in a 3.84-MHz bandwidth at a 5-MHz offset from the carrier with a 12-dB peak-to-average ratio.

APSSR or analog power supply ratio is the percentage variation of full-scale output current versus a 5% variation of the analog power supply AV_{DD} from the nominal. This is a dc measurement.

DPSSR or digital power supply ratio is the percentage variation of full-scale output current versus a 5% variation of the digital power supply DV_{DD} from the nominal. This is a dc measurement.

Copyright © 2007–2009, Texas Instruments Incorporated



16-Jun-2010

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Peak Temp ⁽³⁾ | Samples (Requires Login) |
|------------------|-----------------------|--------------|--------------------|------|-------------|-------------------------|----------------------|------------------------------|--|
| 5962-0720401VXC | ACTIVE | CFP | HFG | 52 | 1 | TBD | Call TI | N / A for Pkg Type | Contact TI Distributor or Sales Office |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF DAC5675A-SP:

Catalog: DAC5675A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>