## Quad 12-Bit Digital-to-Analog Converter (Serial Interface)

## FEATURES

- COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS
- GUARANTEED SPECIFICATIONS OVER TEMPERATURE
- GUARANTEED MONOTONIC OVER TEMPERATURE
- HIGH-SPEED SERIAL INTERFACE (10MHz CLOCK)
- LOW POWER: 600mW (150mW/DAC)
- LOW GAIN DRIFT: 5ppm/ ${ }^{\circ} \mathrm{C}$
- LOW NONLINEARITY: $\pm 1 / 2$ LSB max
- UNIPOLAR OR BIPOLAR OUTPUT
- CLEAR/RESET TO UNIPOLAR OR BIPOLAR ZERO


## DESCRIPTION

The DAC4814 is one in a family of dual and quad 12bit digital-to-analog converters. Serial, 8-bit, 12-bit interfaces are available.

The DAC4814 is complete. It contains CMOS logic, switches, a high-performance buried-zener reference, and low-noise bipolar output amplifiers. No external components are required for either unipolar 0 to 10 V , 0 to -10 V , or bipolar $\pm 10 \mathrm{~V}$ output ranges.

The DAC4814 has a high-speed serial interface capable of being clocked at 10 MHz . Serial data are clocked DAC D MSB first into a 48-bit shift register, then strobed into each DAC separately or simultaneously as required. The DAC has an asynchronous clear control for reset to unipolar or bipolar zero depending on the mode selected. This feature is useful for power-on reset or system calibration. The DAC4814 is packaged in a 28 -pin plastic DIP rated for the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended industrial temperature range.
High-stability laser-trimmed thin film resistors assure high reliability and true 12-bit integral and differential linearity over the full specified temperature range.


SPECIFICATIONS, Guaranteed over $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

## ELECTRICAL

Specifications as shown for $\mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ unless otherwise noted.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} \& \multirow[b]{2}{*}{CONDITIONS} \& \multicolumn{3}{|c|}{DAC4814AP} \& \multicolumn{3}{|c|}{DAC4814BP} \& \multirow[b]{2}{*}{UNITS} \\
\hline \& \& MIN \& TYP \& MAX \& MIN \& TYP \& MAX \& \\
\hline \begin{tabular}{l}
DIGITAL INPUTS \\
Resolution \\
\(\mathrm{V}_{\mathrm{IH}}\) (Input High Voltage) \\
\(\mathrm{V}_{\text {IL }}\) (Input Low Voltage) \\
\(\mathrm{I}_{\mathrm{IN}}\) (Input Current) \\
\(\mathrm{C}_{\text {IN }}\) (Input Capacitance)
\end{tabular} \& \[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{gathered}
\] \& \[
\begin{gathered}
12 \\
+2 \\
0
\end{gathered}
\] \& 0.8 \& \[
\begin{gathered}
+5 \\
+0.8 \\
\pm 1 \\
\pm 10
\end{gathered}
\] \& * \& * \&  \& \begin{tabular}{l}
Bits \\
V \\
V \\
\(\mu \mathrm{A}\) \\
\(\mu \mathrm{A}\) \\
pF
\end{tabular} \\
\hline \begin{tabular}{l}
DIGITAL OUTPUT \\
Data Out \(V_{\text {OL }}\) \\
\(\mathrm{V}_{\mathrm{OH}}\)
\end{tabular} \& \[
\begin{gathered}
I_{\text {SINK }}=1.6 \mathrm{~mA} \\
I_{\text {SOURCE }}=500 \mu \mathrm{~A}
\end{gathered}
\] \& \[
\begin{gathered}
0 \\
+2.4
\end{gathered}
\] \& \& \[
\begin{gathered}
+0.4 \\
+5
\end{gathered}
\] \& * \& \& * \& \[
\begin{aligned}
\& \mathrm{V} \\
\& \mathrm{~V}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
ACCURACY \\
Integral, Relative Linearity \({ }^{(1)}\) Differential Nonlinearity \({ }^{(2)}\) \\
Unipolar Offset Error \\
Bipolar Zero Error \\
Gain Error Unipolar, Bipolar \\
Power Supply Sensitivity \({ }^{(3)}\)
\end{tabular} \& \begin{tabular}{l}
\[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{gathered}
\] \\
With Internal or External 10.0V Ref
\[
\begin{aligned}
\& \mathrm{V}_{\mathrm{S}}= \pm 11.4 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\
\& \mathrm{~V}_{\mathrm{L}}=+4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}
\end{aligned}
\]
\end{tabular} \& \& +1.5/-1 \& \[
\begin{gathered}
\pm 1 \\
\pm 1 \\
\\
\pm 1 \\
\pm 3 \\
\pm 20 \\
\pm 0.2 \\
30
\end{gathered}
\] \& \& \& \[
\begin{gathered}
\pm 1 / 2 \\
* \\
\pm 1 \\
\pm 0.5 \\
* \\
\pm 10 \\
\pm 0.15
\end{gathered}
\] \& \begin{tabular}{l}
LSB \\
LSB \\
LSB \\
mV \\
mV \\
mV \\
\% ppmFSR/V
\end{tabular} \\
\hline \begin{tabular}{l}
TEMPERATURE DRIFT \\
Gain Drift Unipolar, Bipolar Unipolar Offset Drift Bipolar Zero Drift
\end{tabular} \& \& \& \[
\begin{gathered}
\pm 5 \\
\pm 0.1 \\
\pm 5
\end{gathered}
\] \& \[
\begin{gathered}
\pm 30 \\
\pm 5 \\
\pm 15
\end{gathered}
\] \& \& * \& \[
\begin{gathered}
\pm 20 \\
\star \\
\pm 8
\end{gathered}
\] \& \[
\begin{gathered}
\mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
\text { ppmFSR } /{ }^{\circ} \mathrm{C} \\
\text { ppmFSR } /{ }^{\circ} \mathrm{C}
\end{gathered}
\] \\
\hline \begin{tabular}{l}
REFERENCE OUTPUT \\
Output Voltage \\
Reference Drift Output Current \\
Max Load Capacitance (For Stability) \\
Short Circuit Current \\
Load Regulation \\
( \(\Delta \mathrm{V}_{\text {OUT }}\) vs \(\Delta \mathrm{I}_{\text {LOAD }}\) ) \\
Supply Regulation \\
( \(\Delta \mathrm{V}_{\text {OUT }}\) vs \(\Delta \mathrm{V}_{\mathrm{S}}\) ) \\
INVERTER \\
-10V Reference \({ }^{(4)}\), Inverter Output \\
-10V Reference Drift \\
DC Output Impedance \\
Output Current \\
Max Load Capacitance (For Stability) \\
Short Circuit Current
\end{tabular} \& \[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
\mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\end{gathered}
\] \& \[
\begin{gathered}
+9.980 \\
+10 /-5 \\
+6.5 /-5 \\
\\
\\
-10.020 \\
\pm 7
\end{gathered}
\] \& \[
\begin{gathered}
+10 \\
\pm 2 \\
\\
500 \\
\pm 20 \\
\\
\\
\\
-10 \\
0.1 \\
\\
200 \\
\pm 30
\end{gathered}
\] \& \[
\begin{gathered}
+10.020 \\
\pm 30 \\
\\
40 \\
\\
\pm 5 \\
\\
-9.980 \\
\pm 30
\end{gathered}
\] \& \begin{tabular}{l}
+9.985 \\
\(-10.015\)
\end{tabular} \&  \& \[
\begin{gathered}
+10.015 \\
\pm 20 \\
\\
\\
* \\
* \\
\\
-9.985 \\
\pm 20
\end{gathered}
\] \& V
\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
mA
mA
pF
mA
\(\mathrm{ppm} / \mathrm{mA}\)
\(\mathrm{ppm} / \mathrm{V}\)

V
$\mathrm{ppm} /{ }^{\circ} \mathrm{C}$
$\Omega$
mA
pF
mA <br>

\hline | REFERENCE INPUT |
| :--- |
| Reference Input Resistance Inverter Input Resistance BPO Input Resistance Reference Input Range | \& \& \[

$$
\begin{gathered}
1.75 \\
7 \\
14
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 2.5 \\
& 10 \\
& 20
\end{aligned}
$$

\] \& $\pm 10$ \& * \& * \& * \& \[

$$
\begin{gathered}
\mathrm{k} \Omega \\
\mathrm{k} \Omega \\
\mathrm{k} \Omega \\
\mathrm{~V}
\end{gathered}
$$
\] <br>

\hline | ANALOG SIGNAL OUTPUTS |
| :--- |
| Voltage Range DC Output Impedance Output Current Max Load Capacitance (For Stability) Short Circuit Current | \& $V_{\text {OUT }}$ \& \[

\left\lvert\, $$
\begin{gathered}
-\mathrm{V}_{\mathrm{S}}+1.4 \\
\pm 5
\end{gathered}
$$\right.

\] \& \[

$$
\begin{aligned}
& 0.1 \\
& 500 \\
& \pm 30
\end{aligned}
$$

\] \& $+\mathrm{V}_{\text {S }}-1.4$ \&  \&  \& * \& \[

$$
\begin{gathered}
\mathrm{V} \\
\Omega \\
\mathrm{~mA} \\
\mathrm{pF} \\
\mathrm{~mA} \\
\hline
\end{gathered}
$$
\] <br>

\hline | DYNAMIC PERFORMANCE ${ }^{(5)}$ |
| :--- |
| Unipolar Mode Settling Time Bipolar Mode Settling Time Slew Rate Small-Signal Bandwidth | \& | $C_{L}=100 \mathrm{pF}$ |
| :--- |
| To $1 / 2$ LSB of Full Scale To $1 / 2$ LSB of Full Scale | \& \& \[

$$
\begin{gathered}
2.5 \\
3.5 \\
10 \\
3
\end{gathered}
$$

\] \& \[

$$
\begin{aligned}
& 10 \\
& 10
\end{aligned}
$$

\] \& \&  \& * \& | $\mu \mathrm{s}$ |
| :--- |
| $\mu \mathrm{s}$ |
| $\mathrm{V} / \mathrm{\mu s}$ |
| MHz | <br>

\hline ANALOG GROUND CURRENT (Code Dependent) \& \& \& $\pm 4$ \& \& \& * \& \& mA <br>
\hline DIGITAL CROSSTALK \& Full Scale Transition

$$
C_{L}=100 \mathrm{pF}
$$ \& \& 3 \& \& \& * \& \& nV -s <br>

\hline D/A GLITCH IMPULSE \& \& \& 30 \& \& \& * \& \& nV -s <br>
\hline
\end{tabular}

SPECIFICATIONS (CONT), Guaranteed over $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise specified.

## ELECTRICAL

Specifications as shown for $\mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$, and $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ unless otherwise noted

| PARAMETER | CONDITIONS | DAC4814AP |  |  | DAC4814BP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| POWER SUPPLY <br> $+V_{S}$ and $-V_{S}$ <br> $+\mathrm{V}_{\mathrm{L}}$ <br> $+l_{s}$ <br> $-I_{s}$ <br> $+I_{L}$ <br> $+I_{L}$ <br> Total Power, All DACs | $\begin{aligned} & \text { Digital Inputs }=0 \mathrm{~V} \text { or }+\mathrm{V}_{\mathrm{L}} \\ & \text { Digital Inputs }=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \end{aligned}$ | $\begin{gathered} \pm 11.4 \\ 4.5 \end{gathered}$ | $\begin{gathered} \pm 15 \\ 5 \\ +20 \\ -20 \\ 0.4 \\ \\ 600 \end{gathered}$ | $\begin{gathered} \pm 18 \\ 5.5 \\ +24 \\ -25.5 \\ 2 \\ 10 \\ 753 \end{gathered}$ | * | * | ** | V V <br> mA <br> mA <br> mA <br> mA <br> mW |
| TEMPERATURE RANGE <br> Specified <br> Operating <br> Thermal Resistance, $\theta_{\mathrm{JA}}$ |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 75 | $\begin{aligned} & +85 \\ & +85 \end{aligned}$ | * | * | * | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) End point linearity. (2) Guaranteed monotonic. (3) Change in bipolar full scale output. Includes voltage output DAC, voltage reference, and reference inverter. (4) Inverter output with inverter input connected to $+V_{\text {REF }}$. (5) Guaranteed to but not tested.

## ABSOLUTE MAXIMUM RATINGS



Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

## PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| DAC4814AP | 28-Pin Plastic DBL Wide DIP | 215 |
| DAC4814BP | 28-Pin Plastic DBL Wide DIP | 215 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

PIN DESIGNATIONS

| PIN | DESCRIPTOR | FUNCTION | PIN | DESCRIPTOR | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {OUT }} \mathrm{B}$ | Analog output voltage, DAC B | 28 | $+\mathrm{V}_{\text {L }}$ | Positive logic power supply, +5 V input |
| 2 | $\mathrm{V}_{\text {OUT }} \mathrm{A}$ | Analog output voltage, DAC A | 27 | $\overline{\text { LATCH A }}$ | Latch data update, logic input, DAC A |
| 3 | Inv In | Inverter ( $\mathrm{A}_{5}$ ) input | 26 | LATCH B | Latch data update, logic input, DAC B |
| 4 | $+\mathrm{V}_{\text {REF }}$ Out | Positive reference voltage output (+10V output) | 25 | MODE | Selection input for unipolar or bipolar reset to zero |
| 5 | BPO B | Biplolar offset input, DAC B | 24 | $\overline{\mathrm{CLR}}$ | Asynchronous input reset to zero |
| 6 | BPOA | Bipolar offset input, DAC A | 23 | $\overline{\mathrm{CS}}$ | Chip select enable, DAC A, B, C, and D |
| 7 | - $\mathrm{V}_{\text {S }}$ | Negative analog power supply , -15 V input | 22 | Data In | Serial data input |
| 8 | BPO D | Bipolar offset input, DAC D | 21 | LATCH C | Latch data update, logic input, DAC C |
| 9 | BPO C | Bipolar offset input, DAC C | 20 | LATCH D | Latch data update, logic input, DAC D |
| 10 | $\mathrm{V}_{\text {REF }} \mathrm{In}$ | $\pm$ Reference voltage input | 19 | CLK | Clock input |
| 11 | Inv Out | Inverter ( $\mathrm{A}_{5}$ ) output | 18 | Data Out | Serial data output |
| 12 | AGND | Analog common | 17 | DGND | Digital common |
| 13 | $\mathrm{V}_{\text {OUT }} \mathrm{D}$ | Analog output voltage, DAC D | 16 | NC | No internal connection |
| 14 | $\mathrm{V}_{\text {OUT }} \mathrm{C}$ | Analog output voltage, DAC C | 15 | $+\mathrm{V}_{\text {S }}$ | Positive analog power supply, +15 V input |

## PIN CONFIGURATION

|  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | DAC4814 | 28 | $+\mathrm{V}_{\mathrm{L}}$ |
|  |  | 27 | $\overline{\text { LATCH A }}$ |
|  |  | 26 | $\overline{\text { LATCH B }}$ |
|  |  | 25 | MODE |
|  |  | 24 | $\overline{\mathrm{CLR}}$ |
|  |  | 23 | $\overline{C S}$ |
|  |  | 22 | Data In |
|  |  | 21 | $\overline{\text { LATCH C }}$ |
|  |  | 20 | $\overline{\text { LATCH D }}$ |
|  |  | 19 | $\overline{\text { CLK }}$ |
|  |  | 18 | Data Out |
|  |  | 17 | DGND |
|  |  | 16 | NC |
|  |  | 15 | $+\mathrm{V}_{\text {S }}$ |
|  |  | Internal Co |  |  |

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$ unless otherwise noted.



## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$ unless otherwise noted.


Time ( $2 \mu \mathrm{~s} / \mathrm{div}$ )


Time ( $2 \mu \mathrm{~s} / \mathrm{div}$ )

## TYPICAL PERFORMANCE CURVES (CONT)

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$ unless otherwise noted.



SETTLING TIME
UNIPOLAR ( +10 V to 0 V STEP)


Time ( $1 \mu \mathrm{~s} / \mathrm{div}$ )


SETTLING TIME BIPOLAR (+10V to -10V Step)


SETTLING TIME UNIPOLAR ( 0 V to +10 V Step)


Time ( $1 \mu \mathrm{~s} / \mathrm{div}$ )


Time ( $500 \mathrm{~ns} /$ div)
DAC output noise due to activity on digital inputs with latch disabled.

TIMING CHARACTERISTICS
$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

| PARAMETER | MINIMUM |
| :---: | :---: |
| $\mathrm{t}_{1}$-Data Setup Time | 15ns |
| $\mathrm{t}_{2}$-Data Hold Time | 15 ns |
| $\mathrm{t}_{3}$-Chip Select to $\overline{\mathrm{CLK}}$, <br> Latch, Data Setup Time | 15 ns |
| $\mathrm{t}_{4}$-Chip Select to CLK, Latch, Data Hold Time | 40ns |
| $\mathrm{t}_{5}$-CLK Pulse Width | 40ns |
| $\mathrm{t}_{6}$-Clear Pulse Width | 40 ns |
| $\mathrm{t}_{7}$-Latch Pulse Width | 40 ns |
| $\begin{aligned} & \mathrm{t}_{8}-\overline{\mathrm{CLK} \text { Edge to } \overline{\text { LATCH A }},} \\ & \text { LATCH B, LATCH C, } \\ & \text { or LATCHD } \end{aligned}$ | 15 ns |



NOTES: (1) All input signal rise and fall times are measured from $10 \%$ to $90 \%$ of $+5 \mathrm{~V} \cdot \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=5 \mathrm{~ns}$. (2) Timing measurement reference level is $\frac{V_{I H}+V_{I L}}{2}$.

INTERFACE LOGIC TRUTH TABLE

| MODE | $\overline{\text { CLR }}$ | $\overline{\text { CLK }}$ | $\overline{\text { cs }}$ | $\overline{\text { LATCH A }}$ | $\overline{\text { LATCH } B}$ | $\overline{\text { LATCH C }}$ | $\overline{\text { LATCH D }}$ | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | 1 | $\downarrow$ | 0 | X | X | X | X | Data clocked in |
| X | 1 | X | 1 | X | X | X | X | No data transfer |
| X | 1 | X | 0 | 0 | 1 | 1 | 1 | DAC A register updated |
| X | 1 | X | 0 | 1 | 0 | 1 | 1 | DAC B register updated |
| X | 1 | X | 0 | 1 | 1 | 0 | 1 | DAC C register updated |
| X | 1 | X | 0 | 1 | 1 | 1 | 0 | DAC D register updated |
| X | 1 | X | 0 | 0 | 0 | 0 | 0 | All DAC registers updated simultaneously |
| 0 | 0 | X | X | X | X | X | X | All registers cleared |
| 1 | 0 | X | X | X | X | X | X | Shift registers cleared $=000_{\text {HEX }}$, <br> DAC registers $=800_{\text {HEX }}$ |

Note: $\mathrm{X}=$ Don't Care. $\quad \downarrow=$ Falling edge triggered.

FUNCTIONAL BLOCK DIAGRAM, DAC4814 — Quad 12-bit DAC, Serial Port


## DISCUSSION OF SPECIFICATIONS

## INPUT CODES

All digital inputs of the DAC4814 are TTL and 5V CMOS compatible. Input codes for the DAC4814 are either USB (Unipolar Straight Binary) or BOB (Bipolar Offset Binary) depending on the mode of operation. See Figure 3 for $\pm 10 \mathrm{~V}$ bipolar connection. See Figures 4 and 5 for 0 to 10 V and 0 to -10 V unipolar connections.

## UNIPOLAR AND BIPOLAR OUTPUTS FOR SELECTED INPUT

| DIGITAL INPUT | UNIPOLAR (USB) | BIPOLAR (BOB) |
| :--- | :--- | :--- |
| $\mathrm{FFF}_{\text {HEX }}$ | +Full scale | +Full scale |
| $800_{\text {HEX }}$ | +1/2 Full scale | Zero |
| $7 F F_{\text {HEX }}$ | +1/2 Full scale -1 LSB | Zero -1 LSB |
| $000_{\text {HEX }}$ | Zero | -Full scale |

## INTEGRAL OR RELATIVE LINEARITY

This term, also known as end point linearity, describes the transfer function of analog output to digital input code. Integral linearity error is the deviation of the analog output versus code transfer function from a straight line drawn through the end points.

## DIFFERENTIAL NONLINEARITY

Differential nonlinearity is the deviation from an ideal 1 LSB change in the output voltage when the input code changes by 1 LSB. A differential nonlinearity specification of $\pm 1$ LSB maximum guarantees monotonicity.

## UNIPOLAR OFFSET ERROR

The output voltage for code $000_{\text {HEX }}$ when the DAC is in unipolar mode of operation.

## BIPOLAR ZERO ERROR

The output voltage for code $800_{\text {HEX }}$ when the DAC is in the bipolar mode of operation.

## GAIN ERROR

The deviation of the output voltage span $\left(\mathrm{V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}\right)$ from the ideal span of $10 \mathrm{~V}-1 \mathrm{LSB}$ (unipolar mode) or 20 V -1 LSB (bipolar mode). The gain error is specified with and without the internal +10 V reference error included.

## OUTPUT SETTLING TIME

The time required for the output voltage to settle within a percentage-of-full-scale error band for a full scale transition. Settling to $\pm 0.012 \%$ ( $1 / 2 \mathrm{LSB}$ ) is specified for the DAC4814.

## DIGITAL-TO-ANALOG GLITCH

Ideally, the DAC output would make a clean step change in response to an input code change. In reality, glitches occur during the transition. See Typical Performance Curves.

## DIGITAL CROSSTALK

Digital crosstalk is the glitch impulse measured at the output of one DAC due to a full scale transition on the other DAC—see Typical Performance Curves. It is dominated by digital coupling. Also, the integrated area of the glitch pulse is specified in $\mathrm{nV}-\mathrm{s}$. See table of electrical specifications.

## DIGITAL FEEDTHROUGH

Digital feedthrough is the noise at a DAC output due to activity on the digital inputs-see Typical Performance Curves.

## OPERATION

DACs can be updated simultaneously or independently as required. Data are transferred on falling clock edges into a 48-bit shift register. DAC D MSB is loaded first. Data are transferred to the DAC registers when the LATCH signals are brought low. The data are latched when the LATCH signals are brought high. All LATCH signals may be tied together to allow simultaneous update of the DACs if required. The output of the DAC shift register is provided to allow cascading of several DACS on the same bit stream. By using separate signals for LATCH A , LATCH B $\overline{\text { LATCH C }}$, and $\overline{\text { LATCH D }}$ it is possible to update one of the four DACs every 12 clock cycles.
When $\overline{\mathrm{CLR}}$ is brought low, the input shift registers are cleared to $000_{\text {HEX }}$ while the DAC registers $=800_{\text {HEX }}$. If $\overline{\text { LATCH }}$ is brought low after CLR, the DACs are updated with $000_{\mathrm{HEX}}$ resulting in -10 V (bipolar) or 0 V (unipolar) on the output.

## CIRCUIT DESCRIPTION

Each of the four DACs in the DAC4814 consists of a CMOS logic section, a CMOS DAC cell, and an output amplifier. One buried-zener +10.0 V reference and a reference inverter (for a -10.0 V reference) are shared by all DACs.
Figure 1 is a simplified circuit for a DAC cell. An R, 2R ladder network is driven by a voltage reference at $\mathrm{V}_{\text {REF }}$ Current from the ladder is switched either to $\mathrm{I}_{\text {OUT }}$ or AGND by 12 single-pole double-throw CMOS switches. This maintains constant current in each leg of the ladder regardless of digital input code. This makes the resistance at $\mathrm{V}_{\text {REF }}$ constant (it can be driven by either a voltage or current reference). The reference can be either positive or negative polarity with a range of up to $\pm 10 \mathrm{~V}$.


FIGURE 1. Simplified Circuit Diagram of DAC Cell.

CMOS switches included in series with the ladder terminating resistor and the feedback resistor, $\mathrm{R}_{\mathrm{FB}}$, compensate for the temperature drift of the ladder switch ON resistance.

The output op amps are connected as transimpedance amplifiers to convert the DAC-cell output current into an output voltage. They have been specially designed and compensated for precision and fast settling in this application.

## POWER SUPPLY CONNECTIONS

The DAC4814 is specified for operation with power supplies of $\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{S}}=$ either $\pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$. Even with the $\mathrm{V}_{\mathrm{S}}$ supplies at $\pm 11.4 \mathrm{~V}$ the DACs can swing a full $\pm 10 \mathrm{~V}$. Power supply decoupling capacitors ( $1 \mu \mathrm{~F}$ tantalum) should be located close to the DAC power supply connections.

Separate digital and analog ground pins are provided to permit separate current returns. They should be connected together at one point. Proper layout of the two current returns will prevent digital logic switching currents from degrading the analog output signal. The analog ground current is code dependent so the impedance to the system
reference ground must be kept to a minimum. Connect DACs as shown in Figure 2 or use a ground plane to keep ground impedance less than $0.1 \Omega$ for less than 0.1 LSB error.

## -10V REFERENCE

An internal inverting amplifier (Gain $=-1.0 \mathrm{~V} / \mathrm{V}$ ) is provided to invert the +10 V reference. Connect $+\mathrm{V}_{\text {REF }}$ Out to Inv In for a -10 V reference at Inv Out.

## OUTPUT RANGE CONNECTIONS $\pm 10 \mathrm{~V}$ Output Range

For a $\pm 10 \mathrm{~V}$ bipolar output connect the DAC4814 as shown in Figure 3. Connect the MODE to logic high $(+5 \mathrm{~V})$ for reset to bipolar zero. With MODE connected low (GND) reset will be to -Full-Scale.

## 0 To +10V Output Range

For 0 to +10 V unipolar outputs connect the DAC4814 as shown in Figure 4. Connect the MODE to logic low (GND) for reset to unipolar zero.


FIGURE 2. Recommended Ground Connections for Multiple DAC Packages.


FIGURE 3. Analog Connections for $\pm 10 \mathrm{~V}$ DAC Output.
0 To -10V Output Range
For 0 to -10 V unipolar outputs connect the DAC4814 as shown in Figure 5. Connect the MODE to logic low (GND) for reset to unipolar zero.

CONNECTION TO DIGITAL BUS
Cascaded Bus Connection
Multiple DAC4814s can be connected to the same $\overline{\mathrm{CLK}}$ and DATA input lines in two ways. Since the output of the DAC shift register is available, any number of DAC4814s can be


FIGURE 4. Analog Connections for 0 to +10 V DAC Output.
cascaded on the same input bit stream as shown in Figure 6. This arrangement allows all DACs in the system to be updated simultaneously and requires a minimum number of control signal inputs. However, up to $48 \mathrm{~N} \overline{\mathrm{CLK}}$ cycles may be required to update any given DAC, where $\mathrm{N}=$ number of DAC4814s.

## Parallel Bus Connection

Several DAC4814s can also have their DATA inputs connected in parallel as shown in Figure 7. This allows any DAC in the system to be updated in a maximum of 48 CLK cycles.


FIGURE 5. Analog Connections for 0 to -10V DAC Output.


FIGURE 6. Cascaded Serial Bus Connection for Multiple DAC Packages.


FIGURE 7. Parallel Bus Connection for Multiple DAC Packages.

## IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.
In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Tl's publication of information regarding any third party's products or services does not constitute Tl's approval, warranty or endorsement thereof.

