www.ti.com

SNAS410D -MAY 2008-REVISED APRIL 2012

DAC121S101QML 12-Bit Micro Power Digital-to-Analog Converter with Rail-to-Rail Output

Check for Samples: DAC121S101QML

FEATURES

- Total lonizing Dose 100 krad(Si)
- Single Event Latch-up 120 MeV-cm²/mg
- Guaranteed Monotonicity
- Low Power Operation
- Rail-to-Rail Voltage Output
- Power-on Reset to Zero Volts Output
- SYNC Interrupt Facility
- Wide power supply range (+2.7 V to +5.5 V)
- Small Packages
- Power Down Feature

APPLICATIONS

- · Battery-Powered Instruments
- Digital Gain and Offset Adjustment
- Programmable Voltage & Current Sources
- Programmable Attenuators

KEY SPECIFICATIONS

Resolution: 12 bits

• DNL: +0.21, -0.10 LSB (typ)

Output Settling Time: 12.5 µs (typ)

Zero Code Error: 2.1 mV (typ)

Full-Scale Error: -0.04 %FS (typ)

Power Dissipation

Normal Mode: 0.52 mW (3.6 V) / 1.19 mW

(5.5 V) typ

Power Down Mode: 0.014 μW (3.6 V) / 0.033

μW (5.5 V) typ

DESCRIPTION

The DAC121S101 is a full-featured, general purpose 12-bit voltage-output digital-to-analog converter (DAC) that can operate from a single +2.7 V to 5.5 V supply and consumes just 177 µA of current at 3.6 V. The on-chip output amplifier allows rail-to-rail output swing and the three wire serial interface operates at clock rates up to 20 MHz over the specified supply voltage range and is compatible with standard SPI, QSPI, MICROWIRE and DSP interfaces.

The supply voltage for the DAC121S101 serves as its voltage reference, providing the widest possible output dynamic range. A power-on reset circuit ensures that the DAC output powers up to zero volts and remains there until there is a valid write to the device. A power-down feature reduces power consumption to less than a microWatt.

The low power consumption and small packages of the DAC121S101 make it an excellent choice for use in battery operated equipment.

The DAC121S101 operates over the extended temperature range of -55°C to +125°C.

See Radiation Environments for dose rate environment information.

Connection Diagram





Figure 1. 10 Lead CLGA Package See Package Number NAC0010A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



Block Diagram





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings(1)(2)

Voltage on any Input Pin -0.3 V to (V _A + 0.3 Input Current at Any Pin ⁽³⁾ 10 Maximum Output Current ⁽⁴⁾ 10 V _{OUT} Pin in Powerdown Mode 1.0 Package Input Current ⁽³⁾ 20 Power Dissipation at T _A = 25°C Set Maximum Junction Temperature 175 Lead Temperature CLGA package (Soldering 10 Seconds) 260 Storage Temperature -65°C to +150 Package Weight (Typical) 220	.	
Input Current at Any Pin ⁽³⁾ Maximum Output Current ⁽⁴⁾ V _{OUT} Pin in Powerdown Mode Package Input Current ⁽³⁾ Power Dissipation at T _A = 25°C Maximum Junction Temperature Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package (Substituting Temperature) Storage Temperature CLGA package (Soldering 10 Seconds) Storage Temperature CLGA package (Soldering 10 Seconds)	Supply Voltage, V _A	6.5 V
Maximum Output Current ⁽⁴⁾ V _{OUT} Pin in Powerdown Mode 1.0 Package Input Current ⁽³⁾ Power Dissipation at T _A = 25°C Maximum Junction Temperature Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package (SLGA package (SLGA package) (SLGA package) Storage Temperature Package Weight (Typical)	Voltage on any Input Pin	-0.3 V to (V _A + 0.3 V)
V _{OUT} Pin in Powerdown Mode Package Input Current ⁽³⁾ Power Dissipation at T _A = 25°C Maximum Junction Temperature Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package (Sd package 220	Input Current at Any Pin (3)	10 mA
Package Input Current ⁽³⁾ Power Dissipation at T _A = 25°C Maximum Junction Temperature Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package	Maximum Output Current ⁽⁴⁾	10 mA
Power Dissipation at $T_A = 25^{\circ}C$ Maximum Junction Temperature Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package	V _{OUT} Pin in Powerdown Mode	1.0 mA
Maximum Junction Temperature Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package 200	Package Input Current ⁽³⁾	20 mA
Lead Temperature CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package 220	Power Dissipation at T _A = 25°C	See ⁽⁵⁾
CLGA package (Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package 260 260 260 260 220	Maximum Junction Temperature	175°C
(Soldering 10 Seconds) Storage Temperature Package Weight (Typical) CLGA package 260 -65°C to +150 220	Lead Temperature	
Package Weight (Typical) CLGA package 220		260°C
CLGA package 220	Storage Temperature	−65°C to +150°C
	Package Weight (Typical)	
FOR T-1(6)	CLGA package	220 mg
ESD Tolerance Class 3A (5000	ESD Tolerance ⁽⁶⁾	Class 3A (5000 V)

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- (2) All voltages are measured with respect to GND = 0 V, unless otherwise specified
- (3) When the input voltage at any pin exceeds the power supplies (that is, less than GND, or greater than V_A), the current at that pin should be limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two.
- (4) Maximum Output Current may not exceed 10 mA. At V_{DD} = 5.5 V the minimum external resistive load can be no less than 550 Ω , (360 Ω at V_{DD} = 3.6 V).
- (5) The absolute maximum junction temperature (T_Jmax) for this device is 175°C. The maximum allowable power dissipation is dictated by T_Jmax, the junction-to-ambient thermal resistance (θ_{JA}), and the ambient temperature (T_A), and can be calculated using the formula P_DMAX = (T_Jmax ¬ T_A) / θ_{JA}. The values for maximum power dissipation will be reached only when the device is operated in a severe fault condition (e.g., when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
- (6) Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO Ohms.

www.ti.com

Operating Ratings (1)(2)

Operating Temperature Range	−55°C to +125°C
Supply Voltage, V _A	+2.7 V to 5.5 V
Any Input Voltage ⁽³⁾	-0.1 V to (V _A + 0.1 V)
Output Load	0 to 1500 pF
SCLK Frequency	Up to 20 MHz

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.
- All voltages are measured with respect to GND = 0 V, unless otherwise specified
- The analog inputs are protected as shown below. Input voltage magnitudes up to $V_A + 300$ mV or to 300 mV below GND will not damage this device. However, errors in the conversion result can occur if any input goes above V_A or below GND by more than 100 mV. For example, if V_A is 2.7 V_{DC} , ensure that -100 mV \leq input voltages \leq 2.8 V_{DC} to ensure accurate conversions. See Figure 2.

Package Thermal Resistance

Package	θ _{JA} (Still Air)	θ _{JC}
10-lead CLGA Package on 2 layer, 1oz. PCB	214°C/W	25.7°C/W

Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

Subgroup	Description	Temp (° C)		
1	Static tests at	+25		
2	Static tests at	+125		
3	Static tests at	-55		
4	Dynamic tests at	+25		
5	Dynamic tests at	+125		
6	Dynamic tests at	-55		
7	Functional tests at	+25		
8A	Functional tests at	+125		
8B	Functional tests at	-55		
9	Switching tests at	+25		
10	Switching tests at	+125		
11	Switching tests at	-55		
12	Setting time at	+25		
13	Setting time at	+125		
14	Setting time at	-55		

Copyright © 2008-2012, Texas Instruments Incorporated



DAC121S101 Electrical Characteristics DC Parameters

The following specifications apply for $V_A = +2.7 \text{ V}$ to +5.5 V, $R_L = \infty$, $C_L = 200 \text{ pF}$ to GND, $f_{SCLK} = 20 \text{ MHz}$, input code range 48 to 4047. **Boldface limits apply for T_{MIN} \le T_A \le T_{MAX}**: all other limits $T_A = 25^{\circ}\text{C}$, unless otherwise specified.

Parameter		Test Conditions	Notes	Typical ⁽¹⁾	Min	Max	Units	Sub- groups
STATIC PE	RFORMANCE			,				
	Resolution		See ⁽²⁾		12		Bits	
	Monotonicity		See ⁽²⁾		12		Bits	
INL	Integral Non-Linearity	Over Decimal codes 48 to 4047		±2.75	-8.0	8.0	LSB	1, 2, 3
DNL	Differential Non-Linearity	V = 2.7.V to 5.5.V		+0.21		+1.0	LSB	1, 2, 3
DINL	Differential Non-Liffeanty	$V_A = 2.7 \text{ V to } 5.5 \text{ V}$		-0.10	-0.7		LSB	1, 2, 3
ZE	Zero Code Error	I _{OUT} = 0		+2.12		+15	mV	1, 2, 3
FSE	Full-Scale Error	I _{OUT} = 0		-0.04		-1.0	%FSR	1, 2, 3
GE	Gain Error	All ones Loaded to DAC register		-0.11		±1.0	%FSR	1, 2, 3
ZCED	Zero Code Error Drift		See ⁽²⁾	-20			μV/°C	
TO 05	0-1- 5 5	V _A = 3 V	See ⁽²⁾	-0.7			ppm/°C	
TC GE	Gain Error Tempco	V _A = 5 V	See (-)	-1.0			ppm/°C	
OUTPUT C	HARACTERISTICS							
IPD SINK	Vout Pin in Powerdown Mode	All PD Modes	See ⁽²⁾			1.0	mA	
	Output Voltage Range		See ⁽²⁾		0	V _A	V	
		$V_A = 3 \text{ V}, I_{OUT} = 10 \mu\text{A}$		2.0		6	mV	1, 2, 3
700	Zara Cada Outaut	$V_A = 3 \text{ V}, I_{OUT} = 100 \mu A$		4		10	mV	1, 2, 3
ZCO	Zero Code Output	$V_A = 5 \text{ V}, I_{OUT} = 10 \mu\text{A}$		2		8	mV	1, 2, 3
		$V_A = 5 \text{ V}, I_{OUT} = 100 \mu\text{A}$		4		9	mV	1, 2, 3
		$V_A = 3 \text{ V}, I_{OUT} = 10 \mu\text{A}$		2.997	2.990		V	1, 2, 3
FSO	Full Caala Outaut	$V_A = 3 \text{ V}, I_{OUT} = 100 \mu\text{A}$		2.991	2.985		V	1, 2, 3
F50	Full Scale Output	$V_A = 5 \text{ V}, I_{OUT} = 10 \mu\text{A}$		4.994	4.985		V	1, 2, 3
		V _A = 5 V, I _{OUT} = 100 μA		4.992	4.985		V	1, 2, 3
	Maximum Load Canasitaras	R _L = ∞	See ⁽²⁾	1500			pF	
	Maximum Load Capacitance	$R_L = 2 k\Omega$	See	1500			pF	
	DC Output Impedance			8		16	Ω	1, 2, 3

⁽¹⁾ Typical figures are at $T_J = 25$ °C, and represent most likely parametric norms.

⁽²⁾ This parameter is guaranteed by design and/or characterization and is not tested in production.



DAC121S101 Electrical Characteristics DC Parameters (Continued)

The following specifications apply for $V_A = +2.7 \text{ V}$ to +5.5 V, $R_L = \infty$, $C_L = 200 \text{ pF}$ to GND, $f_{SCLK} = 20 \text{ MHz}$, input code range 48 to 4047. **Boldface limits apply for T_{MIN} \le T_A \le T_{MAX}**: all other limits $T_A = 25^{\circ}\text{C}$, unless otherwise specified.

Parameter		Test Condi	tions	Notes	Typical (1)	Min	Max	Units	Sub- groups
LOGIC INF	PUT					'	1		
I _{IN}	Input Current				6	-200	+200	nA	1, 2, 3
	Invest I are Mallana	V _A = 5 V					0.8	V	1, 2, 3
V_{IL}	Input Low Voltage	V _A = 3 V					0.5	V	1, 2, 3
V	Innut High Voltoge	V _A = 5 V				2.4		V	1, 2, 3
V_{IH}	Input High Voltage	V _A = 3 V				2.1		V	1, 2, 3
C_{IN}	Input Capacitance			See ⁽²⁾	5			pF	
POWER R	EQUIREMENTS								
		Normal Mode	5.5 V		216		270	μA	1, 2, 3
		$f_{SCLK} = 20 \text{ MHz}$	3.6 V		145		200	μA	1, 2, 3
		Normal Mode	5.5 V		185		230	μA	1, 2, 3
		$f_{SCLK} = 10 \text{ MHz}$	3.6 V		132		175	μA	1, 2, 3
		Normal Mode	5.5 V		150		190	μA	1, 2, 3
	Supply Current (output unloaded)	$f_{SCLK} = 0$	3.6 V		115		160	μA	1, 2, 3
I _A	Supply Current (output unloaded)	All PD Modes, f _{SCLK} = 20 MHz	5.5 V		22		60	μA	1, 2, 3
			3.6 V		12		30	μA	1, 2, 3
		All PD Modes, f _{SCLK} = 10 MHz	5.5 V		12		40	μA	1, 2, 3
			3.6 V		6		20	μA	1, 2, 3
		All PD Modes,	5.5 V		.006		1.0	μA	1, 2, 3
		$f_{SCLK} = 0$	3.6 V		.004		1.0	μA	1, 2, 3
		Normal Mode	5.5 V	See ⁽²⁾	1.19		1.49	mW	
		$f_{SCLK} = 20 \text{ MHz}$	3.6 V	See	0.52		.72	mW	
		Normal Mode	5.5 V	See ⁽²⁾	1.02		1.27	mW	
		f _{SCLK} = 10 MHz	3.6 V	See	0.47		.63	mW	
		Normal Mode	5.5 V	See ⁽²⁾	0.82		1.05	mW	
D	Power Consumption (output	$f_{SCLK} = 0$	3.6 V	See · /	0.41		.58	mW	
P_{C}	unloaded)	All PD Modes,	5.5 V	See ⁽²⁾	0.12		.33	mW	
		$f_{SCLK} = 20 \text{ MHz}$	3.6 V	See	0.07		.11	mW	
		All PD Modes,	5.5 V	See ⁽²⁾	0.04		.22	mW	
		f _{SCLK} = 10 MHz	3.6 V	See '-'	0.02		.08	mW	
		All PD Modes,	5.5 V	See ⁽²⁾	0.033		5.5	μW	
		$f_{SCLK} = 0$	3.6 V	See	0.014		3.6	μW	
1 /1	Power Efficiency			See ⁽²⁾	91			%	
I _{OUT} / I _A	Power Efficiency	$I_{LOAD} = 2 \text{ mA}$		See.	94			%	

⁽¹⁾ Typical figures are at $T_J = 25$ °C, and represent most likely parametric norms.

⁽²⁾ This parameter is guaranteed by design and/or characterization and is not tested in production.



DAC121S101 Electrical Characteristics AC and Timing Characteristics

The following specifications apply for $V_A = +2.7 \text{ V}$ to +5.5 V, $R_L = \infty$, $C_L = 200 \text{ pF}$ to GND, $f_{SCLK} = 20 \text{ MHz}$, input code range 48 to 4047. **Boldface limits apply for T_{MIN} \le T_A \le T_{MAX}**: all other limits $T_A = 25^{\circ}\text{C}$, unless otherwise specified.

	Parameter	Test Conditions	Notes	Typical ⁽¹⁾	Min	Max	Units	Sub- groups
f _{SCLK}	SCLK Frequency	(See Figure 4)	See ⁽²⁾			20	MHz	9, 10, 11
C _L ≤ 200 pF		FF0 to 00F code change,		12.5		15	μs	9, 10, 11
$C_{L} = 500 \text{ pF}$	Output Valtage Cattling Time	R _L = ∞		12.5		15	μs	9, 10, 11
C _L ≤ 200 pF	Output Voltage Settling Time	00Fh to FF0h code		12.5		15	μs	9, 10, 11
$C_{L} = 500 \text{ pF}$		change, R _L = ∞		12.5		15	μs	9, 10, 11
SR	Output Slew Rate		See ⁽²⁾	1			V/µs	
	Glitch Impulse	Code change from 800h to 7FFh	See ⁽²⁾	12			nV-sec	
	Digital Feedthrough		See ⁽²⁾	0.5			nV-sec	
	Moles He Time	V _A = 5 V See ⁽²⁾		.65			μs	
t _{WU}	Wake-Up Time	V _A = 3 V	See	1.1			μs	
1/f _{SCLK}	SCLK Cycle Time	(See Figure 4)			50		ns	9, 10, 11
t _H	SCLK High time	(See Figure 4)			20		ns	9, 10, 11
t _L	SCLK Low Time	(See Figure 4)			20		ns	9, 10, 11
t _{SUCL}	Set-up Time SYNC to SCLK Rising Edge	(See Figure 4)			0		ns	9, 10, 11
t _{SUD}	Data Set-Up Time	(See Figure 4)			6		ns	9, 10, 11
t _{DHD}	Data Hold Time	(See Figure 4)			4.5		ns	9, 10, 11
	SCLK fall to rise of SYNC	V _A = 5.5 V (See Figure 4)			10		ns	9, 10, 11
t _{CS}	SOLK IAII TO TISE OF STING	V _A = 2.7 V (See Figure 4)			18		ns	9, 10, 11
t	SYNC High Time	V _A = 5.5 V (See Figure 4)			37		ns	9, 10, 11
t _{SYNC}	STIVE HIGH TIME	V _A = 2.7 V (See Figure 4)			36		ns	9, 10, 11

Typical figures are at T_J = 25°C, and represent most likely parametric norms. This parameter is guaranteed by design and/or characterization and is not tested in production.



DAC121S101 Electrical Characteristics Radiation Electrical Characteristics⁽¹⁾

The following specifications apply for V_A = +2.7 V to +5.5 V, R_L = ∞ , C_L = 200 pF to GND, f_{SCLK} = 20 MHz, input code range 48 to 4047.

	Parameter	Test Conditi	Test Conditions				Sub- groups
POWER	REQUIREMENTS						
		Normal Mode	5.5 V		325	μΑ	1
		f _{SCLK} = 20 MHz	3.6 V		250	μΑ	1
		Normal Mode	5.5 V		300	μΑ	1
		f _{SCLK} = 10 MHz	3.6 V		225	μΑ	1
		Normal Mode	5.5 V		275	μΑ	1
	Supply Current (output	$ \begin{array}{c c} f_{SCLK} = 0 & \hline & 3.6 \ V \\ \hline All \ PD \ Modes, & 5.5 \ V \\ f_{SCLK} = 20 \ MHz & \hline & 3.6 \ V \\ \hline \end{array} $	3.6 V		200	μΑ	1
I _A	unloaded)		5.5 V		125	μΑ	1
				100	μΑ	1	
		All PD Modes,	5.5 V		115	μΑ	1
		f _{SCLK} = 10 MHz	3.6 V		95	μΑ	1
		All PD Modes,	5.5 V		100	μΑ	1
		f _{SCLK} = 0	3.6 V		100	μA	1

⁽¹⁾ Pre and post irradiation limits are identical to those listed in the "DC Parameters" and "AC and Timing Characteristics" tables, except as listed in the "Radiation Electrical Characteristics" table. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C. See Radiation Environments for dose rate and test conditions.

DAC121S101 Electrical Characteristics Operating Life Test Delta Parameters T_A at 25°C⁽¹⁾

	Parameter	Test Conditions	Min	Max	Units
INL	Integral non-linearity			±2	LBS
ts	Output voltage settling time			±5	μΑ
		Normal Mode, V _A = 5.5V f _{SCLK} = 20 MHz		±10	μΑ
		Normal Mode, $V_A = 3.6V f_{SCLK} = 20 MHz$		±6	μΑ
		Normal Mode, V _A = 5.5V f _{SCLK} = 10 MHz		±10	μΑ
		Normal Mode, V _A = 3.6V f _{SCLK} = 10 MHz		±6	μA
		Normal Mode, V _A = 5.5V f _{SCLK} = 0		±8	μΑ
	Supply Current (output upleeded)	Normal Mode, V _A = 3.6V f _{SCLK} = 0		±6	μΑ
I _A	Supply Current (output unloaded)	All PD Modes, V _A = 5.5V f _{SCLK} = 20 MHz		±2	μΑ
		All PD Modes, V _A = 3.6V f _{SCLK} = 20 MHz		±1	μΑ
		All PD Modes, V _A = 5.5V f _{SCLK} = 10 MHz		±1	μΑ
		All PD Modes, V _A = 3.6V f _{SCLK} = 10 MHz		±1	μΑ
		All PD Modes, V _A = 5.5V f _{SCLK} = 0		±0.1	μΑ
		All PD Modes, V _A = 3.6V f _{SCLK} = 0		±0.1	μA

⁽¹⁾ These parameters are worse case drift. Deltas are performed at room temperature Post OP Life. All other parameters no Deltas are required.





Figure 2.





Specification Definitions

DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1 LSB, which is $V_{REF} / 4096 = V_A / 4096$.

DIGITAL FEEDTHROUGH is a measure of the energy injected into the analog output of the DAC from the digital inputs when the DAC outputs are not updated. It is measured with a full-scale code change on the data bus.

FULL-SCALE ERROR is the difference between the actual output voltage with a full scale code (FFFh) loaded into the DAC and the value of V_A x 4095 / 4096.

GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated from Zero and Full-Scale Errors as GE = FSE - ZE, where GE is Gain error, FSE is Full-Scale Error and ZE is Zero Error.

GLITCH IMPULSE is the energy injected into the analog output when the input code to the DAC register changes. It is specified as the area of the glitch in nanovolt-seconds.

INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a straight line through the input to output transfer function. The deviation of any given code from this straight line is measured from the center of that code value. The end point method is used. INL for this product is specified over a limited range, per the Electrical Tables.

LEAST SIGNIFICANT BIT (LSB) is the bit that has the smallest value or weight of all bits in a word. This value is $LSB = V_{REF} / 2^n$ (1)

where V_{REF} is the supply voltage for this product, and "n" is the DAC resolution in bits, which is 12 for the DAC121S101.

MAXIMUM LOAD CAPACITANCE is the maximum capacitance that can be driven by the DAC with output stability maintained.

MONOTONICITY is the condition of being monotonic, where the DAC has an output that never decreases when the input code increases.

MOST SIGNIFICANT BIT (MSB) is the bit that has the largest value or weight of all bits in a word. Its value is 1/2 of V_A .

POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from the power supply. The difference between the supply and output currents is the power consumed by the device without a load.

SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is updated.

WAKE-UP TIME is the time for the output to exit power-down mode. This is the time measured from the falling edge of 16th SCLK pulse to when the output voltage deviates from the power-down voltage of 0 V.

ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been entered.



Transfer Characteristic




Figure 3. Input / Output Transfer Characteristic

Timing Diagram






Figure 4. DAC121S101 Timing





Typical Performance Characteristics


 f_{SCLK} = 20 MHz, T_A = 25C, Input Code Range 48 to 4047, unless otherwise stated





















 f_{SCLK} = 20 MHz, T_A = 25C, Input Code Range 48 to 4047, unless otherwise stated


















 f_{SCLK} = 20 MHz, T_A = 25C, Input Code Range 48 to 4047, unless otherwise stated









Figure 19.



5.5V INL vs. f_{SCLK}

5
4
3
2
HINL
-1
-2
-3
-4
-INL

CLOCK FREQUENCY (MHz) Figure 18.

10

15


20

-5

0

5

5.5V INL vs. Clock Duty Cycle



5.5V INL vs. Temperature







Figure 22.





 f_{SCLK} = 20 MHz, T_A = 25C, Input Code Range 48 to 4047, unless otherwise stated
















 f_{SCLK} = 20 MHz, T_A = 25C, Input Code Range 48 to 4047, unless otherwise stated





Figure 29.







Figure 30.



Submit Documentation Feedback



FUNCTIONAL DESCRIPTION

DAC SECTION

The DAC121S101 is fabricated on a CMOS process with an architecture that consists of switches and a resistor string that are followed by an output buffer. The power supply serves as the reference voltage. The input coding is straight binary with an ideal output voltage of:

$$V_{OLIT} = V_A \times (D / 4096)$$
 (2)

where *D* is the decimal equivalent of the binary code that is loaded into the DAC register and can take on any value between 0 and 4095.

RESISTOR STRING

The simplified resistor string is shown in Figure 33. Conceptually, this string consists of 4096 equal valued resistors with a switch at each junction of two resistors, plus a switch to ground. The code loaded into the DAC register determines which switch is closed, connecting the proper node to the amplifier. This configuration guarantees that the DAC is monotonic.




Figure 33. DAC Resistor String

OUTPUT AMPLIFIER

The output buffer amplifier is a rail-to-rail type, providing an output voltage range of 0V to V_A . All amplifiers, even rail-to-rail types, exhibit a loss of linearity as the output approaches the supply rails (0V and V_A , in this case). For this reason, linearity is specified over less than the full output range of the DAC. The output capabilities of the amplifier are described in the Electrical Tables.

SERIAL INTERFACE

The three-wire interface is compatible with SPI, QSPI and MICROWIRE, as well as most DSPs. See the Timing Diagram for information on a write sequence.

A write sequence begins by bringing the $\overline{\text{SYNC}}$ line low. Once $\overline{\text{SYNC}}$ is low, the data on the D_{IN} line is clocked into the 16-bit serial input register on the falling edges of SCLK. On the 16th falling clock edge, the last data bit is clocked in and the programmed function (a change in the mode of operation and/or a change in the DAC register contents) is executed. At this point the $\overline{\text{SYNC}}$ line may be kept low or brought high. In either case, it must be brought high for the minimum specified time before the next write sequence as a falling edge of $\overline{\text{SYNC}}$ can initiate the next write cycle.



Since the $\overline{\text{SYNC}}$ and D_{IN} buffers draw more current when they are high, they should be idled low between write sequences to minimize power consumption.

INPUT SHIFT REGISTER

The input shift register, Figure 34, has sixteen bits. The first two bits are "don't cares" and are followed by two bits that determine the mode of operation (normal mode or one of three power-down modes). The contents of the serial input register are transferred to the DAC register on the sixteenth falling edge of SCLK. See Timing Diagram, Figure 4.




Figure 34. Input Register Contents

Normally, the SYNC line is kept low for at least 16 falling edges of SCLK and the DAC is updated on the 16th SCLK falling edge. However, if SYNC is brought high before the 16th falling edge, the shift register is reset and the write sequence is invalid. The DAC register is not updated and there is no change in the mode of operation or in the output voltage.

POWER-ON RESET

The power-on reset circuit controls the output voltage during power-up. Upon application of power the DAC register is filled with zeros and the output voltage is 0 Volts and remains there until a valid write sequence is made to the DAC.

POWER-DOWN MODES

The DAC121S101 has four modes of operation. These modes are set with two bits (DB13 and DB12) in the control register.

 DB13
 DB12
 Operating Mode

 0
 0
 Normal Operation

 0
 1
 Power-Down with 5kΩ to GND

 1
 0
 Power-Down with 100kΩ to GND

 1
 1
 Power-Down with Hi-Z

Table 1. Modes of Operation

When both DB13 and DB12 are 0, the device operates normally. For the other three possible combinations of these bits the supply current drops to its power-down level and the output is pulled down with either a $5k\Omega$ or a $100k\Omega$ resistor, or is in a high impedance state, as described in Table 1.

The bias generator, output amplifier, the resistor string and other linear circuitry are all shut down in any of the <u>power-down</u> modes. Minimum power consumption is achieved in the power-down mode with SCLK disabled and \overline{SYNC} and $\overline{D_{IN}}$ idled low.



Applications Information

The simplicity of the DAC121S101 implies ease of use. However, it is important to recognize that any data converter that utilizes its supply voltage as its reference voltage will have essentially zero PSRR (Power Supply Rejection Ratio). Therefore, it is necessary to provide a noise-free supply voltage to the device.

DSP/MICROPROCESSOR INTERFACING

Interfacing the DAC121S101 to microprocessors and DSPs is quite simple. The following guidelines are offered to hasten the design process.

ADSP-2101/ADSP2103 Interfacing

Figure 35 shows a serial interface between the DAC121S101 and the ADSP-2101/ADSP2103. The DSP should be set to operate in the SPORT Transmit Alternate Framing Mode. It is programmed through the SPORT control register and should be configured for Internal Clock Operation, Active Low Framing and 16-bit Word Length. Transmission is started by writing a word to the Tx register after the SPORT mode has been enabled.



Figure 35. ADSP-2101/2103 Interface

80C51/80L51 Interface

A serial interface between the DAC121S101 and the 80C51/80L51 microcontroller is shown in Figure 36. The SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line P3.3. This line is taken low when data is to transmitted to the DAC121S101. Since the 80C51/80L51 transmits 8-bit bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the 80C51/80L51 transmits data with the LSB first while the DAC121S101 requires data with the MSB first.




Figure 36. 80C51/80L51 Interface

68HC11 Interface

A serial interface between the DAC121S101 and the 68HC11 microcontroller is shown in Figure 37. The SYNC line of the DAC121S101 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.

The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the second byte of data to the DAC, after which PC7 should be raised to end the write sequence.




Figure 37. 68HC11 Interface



Microwire Interface

Figure 38 shows an interface between a Microwire compatible device and the DAC121S101. Data is clocked out on the rising edges of the SCLK signal.




Figure 38. Microwire Interface

USING REFERENCES AS POWER SUPPLIES

Recall the need for a quiet supply source for devices that use their power supply voltage as a reference voltage.

Since the DAC121S101 consumes very little power, a reference source may be used as the supply voltage. The advantages of using a reference source over a voltage regulator are accuracy and stability. Some low noise regulators can also be used for the power supply of the DAC121S101. Listed below are a few power supply options for the DAC121S101.

LM4130

The LM4130 reference, with its 0.05% accuracy over temperature, is a good choice as a power source for the DAC121S101. Its primary disadvantage is the lack of 3 V and 5 V versions. However, the 4.096 V version is useful if a 0 to 4.095 V output range is desirable or acceptable. Bypassing the LM4130 VIN pin with a 0.1 μ F capacitor and the VOUT pin with a 2.2 μ F capacitor will improve stability and reduce output noise. The LM4130 comes in a space-saving 5-pin SOT23.




Figure 39. The LM4130 as a power supply

LM4050

Available with accuracy of 0.44%, the LM4050 shunt reference is also a good choice as a power regulator for the DAC121S101. It does not come in a 3 Volt version, but 4.096 V and 5 V versions are available. It comes in a space-saving 3-pin SOT23.




Figure 40. The LM4050 as a power supply



The minimum resistor value in the circuit of Figure 40 should be chosen such that the maximum current through the LM4050 does not exceed its 15 mA rating. The conditions for maximum current include the input voltage at its maximum, the LM4050 voltage at its minimum, the resistor value at its minimum due to tolerance, and the DAC121S101 draws zero current. The maximum resistor value must allow the LM4050 to draw more than its minimum current for regulation plus the maximum DAC121S101 current in full operation. The conditions for minimum current include the input voltage at its minimum, the LM4050 voltage at its maximum, the resistor value at its maximum due to tolerance, and the DAC121S101 draws its maximum current. These conditions can be summarized as

$$R(\min) = (V_{IN}(\max) - V_{Z}(\min) / (I_{A}(\min) + I_{Z}(\max))$$
(3)

and

$$R(max) = (V_{IN}(min) - V_{Z}(max) / (I_{A}(max) + I_{Z}(min))$$

$$(4)$$

where $V_Z(min)$ and $V_Z(max)$ are the nominal LM4050 output voltages \pm the LM4050 output tolerance over temperature, $I_Z(max)$ is the maximum allowable current through the LM4050, $I_Z(min)$ is the minimum current required by the LM4050 for proper regulation, $I_A(max)$ is the maximum DAC121S101 supply current, and $I_A(min)$ is the minimum DAC121S101 supply current.

LP3985

The LP3985 is a low noise, ultra low dropout voltage regulator with a 3% accuracy over temperature. It is a good choice for applications that do not require a precision reference for the DAC121S101. It comes in 3.0V, 3.3V and 5V versions, among others, and sports a low 30 μ V noise specification at low frequencies. Since low frequency noise is relatively difficult to filter, this specification could be important for some applications. The LP3985 comes in a space-saving 5-pin SOT-23 and 5-bump DSBGA packages.




Figure 41. Using the LP3985 regulator

An input capacitance of $1.0\mu\text{F}$ without any ESR requirement is required at the LP3985 input, while a $1.0\mu\text{F}$ ceramic capacitor with an ESR requirement of $5m\Omega$ to $500m\Omega$ is required at the output. Careful interpretation and understanding of the capacitor specification is required to ensure correct device operation.

LP2980

The LP2980 is an ultra low dropout regulator with a 0.5% or 1.0% accuracy over temperature, depending upon grade. It is available in 3.0V, 3.3V and 5V versions, among others.




Figure 42. Using the LP2980 regulator



Like any low dropout regulator, the LP2980 requires an output capacitor for loop stability. This output capacitor must be at least 1.0µF over temperature, but values of 2.2µF or more will provide even better performance. The ESR of this capacitor should be within the range specified in the LP2980 data sheet. Surface-mount solid tantalum capacitors offer a good combination of small size and ESR. Ceramic capacitors are attractive due to their small size but generally have ESR values that are too low for use with the LP2980. Aluminum electrolytic capacitors are typically not a good choice due to their large size and have ESR values that may be too high at low temperatures.

BIPOLAR OPERATION

The DAC121S101 is designed for single supply operation and thus has a unipolar output. However, a bipolar output may be obtained with the circuit in Figure 43. This circuit will provide an output voltage range of ±5 Volts. A rail-to-rail amplifier should be used if the amplifier supplies are limited to ±5V.




Figure 43. Bipolar Operation

The output voltage of this circuit for any code is found to be

$$V_O = (V_A \times (D / 4096) \times ((R1 + R2) / R1) - V_A \times R2 / R1)$$
 (5)

where D is the input code in decimal form. With VA = 5V and R1 = R2,

$$V_0 = (10 \times D / 4096) - 5V$$
 (6)

A list of rail-to-rail amplifiers suitable for this application are indicated in Table 2.

Table 2. Some Rail-to-Rail Amplifiers

АМР	PKGS	Typ V _{OS}	Typ I _{SUPPLY}
LMC7111	DIP-8 SOT23-5	0.9 mV	25 μΑ
LM7301	SO-8 SOT23-5	0.03 mV	620 μA
LM8261	SOT23-5	0.7 mV	1 mA

LAYOUT, GROUNDING, AND BYPASSING

For best accuracy and minimum noise, the printed circuit board containing the DAC121S101 should have separate analog and digital areas. The areas are defined by the locations of the analog and digital power planes. Both of these planes should be located in the same board layer. There should be a single ground plane. A single ground plane is preferred if digital return current does not flow through the analog ground area. Frequently a single ground plane design will utilize a "fencing" technique to prevent the mixing of analog and digital ground current. Separate ground planes should only be utilized when the fencing technique is inadequate. The separate ground planes must be connected in one place, preferably near the DAC121S101. Special care is required to guarantee that digital signals with fast edge rates do not pass over split ground planes. They must always have a continuous return path below their traces.

The DAC121S101 power supply should be bypassed with a $10\mu\text{F}$ and a $0.1\mu\text{F}$ capacitor as close as possible to the device with the $0.1\mu\text{F}$ right at the device supply pin. The $10\mu\text{F}$ capacitor should be a tantalum type and the $0.1\mu\text{F}$ capacitor should be a low ESL, low ESR type. The power supply for the DAC121S101 should only be used for analog circuits.

www.ti.com

Avoid crossover of analog and digital signals and keep the clock and data lines on the component side of the board. The clock and data lines should have controlled impedances.

Radiation Environments

Careful consideration should be given to environmental conditions when using a product in a radiation environment.

Total Ionizing Dose

The products with the radiation hardness assurance (RHA) levels listed in the Ordering Information table listed on the front page are qualified for low dose rate environments only.

DAC121S101WGRQV 5962R0722601VZA

This product is tested and qualified per MIL-STD-883 Test Method 1019, Condition A and the "Extended room temperature anneal test" where a high dose irradiation followed by a room temperature anneal is used to simulate a dose rate of 0.027 rad(Si)/s and is qualified for environments with radiation levels of 0.027 rad(Si)/s or lower.

DAC121S101WGRLV 5962R0722602VZA

This product is tested and qualified per MIL-STD-883 Test Method 1019, Condition D at a dose rate of 0.01 rad(Si)/s and are qualified for environments with radiation levels of 0.01 rad(Si)/s or lower.

Single Event Latch-Up and Functional Interrupt

One time single event latch-up (SEL) and single event functional interrupt (SEFI) testing was preformed according to EIA/JEDEC Standard, EIA/JEDEC57. The linear energy transfer threshold (LETth) shown in the Key Specifications section on the front page is the maximum LET tested. A test report is available upon request.

Single Event Upset

A report on single event upset (SEU) is available upon request.





www.ti.com 24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
5962R0722601VZA	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM		DAC121S101 WGRQMLV Q 5962R07226 01VZA ACO 01VZA >T	Samples
DAC121S101WGRQV	ACTIVE	CLGA	NAC	10	54	TBD	A42 SNPB	Level-1-NA-UNLIM		DAC121S101 WGRQMLV Q 5962R07226 01VZA ACO 01VZA >T	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.



PACKAGE OPTION ADDENDUM

24-Jan-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>