# 16M (1M x 16) SRAM

### **Features**

· Very high speed: 70 ns

Advanced low-power MoBL<sup>®</sup> architecture

· Wide voltage range:

- V<sub>CC</sub> range: 2.3V - 3.1V

- V<sub>CCQ</sub> (I/O) range: 1.7V - V<sub>CC</sub>

· Ultra-low active, standby power

· Easy memory expansion with CE and OE features

1T SRAM memory cell

Automatic power-down when deselected

· CMOS for optimum speed/power

### Functional Description[1]

The MoBL3™ is a high-performance CMOS static RAM organized as 1M words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life™ (MoBL) in portable applications such as cellular telephones. The device can be put into standby mode when deselected (CE HIGH, or both BLE and BHE HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH, or both BLE and BHE HIGH), outputs are disabled


 $(\overline{OE} \text{ HIGH})$ , or during a write operation  $(\overline{CE} \text{ LOW})$  and  $\overline{WE}$ LOW).

Writing to the device is accomplished by taking Chip Enable (CE) LOW and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins  $(A_0 \text{ through } A_{19})$ . If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins  $(A_0)$  through  $A_{19}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) LOW and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this datasheet for a complete description of read and write modes.

This SRAM has multiple power down functions. The  $\overline{ZZ}$  pin will put the SRAM into a deep sleep mode, where the data is not retained in the SRAM. The Variable Address Mode allows the user to retain data in a section of the SRAM and reduce the standby current. The CY81U016X16A9A has the deep sleep mode disabled on power-up. The VAR register can be used to enable the deep sleep mode.

The MoBL3 is available in a 48-Ball FBGA package.




### Note:

For best practice recommendations, please refer to the CY application note "System Design Guidelines" on http://www.cypress.com.



Pin Configuration<sup>[2, 3]</sup>



- DNU pins are to be connected to Vss or left open.  $V_{SSQ}$  is the Ground pin for the I/O drivers. It should be connected to  $V_{SS}$ .

# PRELIMINARY

# CY81U016X16A9A MoBL3™

# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential-V25 ...... -0.2V to +3.3V

DC Voltage Applied to Output in High-Z State  $^{[4,\ 5,\ 6]}$  ......-0.2V to V  $_{\rm CC}$  + 0.3V

Operating Range	
Latch-up Current	> 200 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Output Current into Outputs (LOW)	20 mA
DC Input Voltage <sup>[4, 5, 6]</sup>	–0.2V to $V_{CC}$ + 0.3V

Ambient Temperature	V <sub>CC</sub>	V <sub>CCQ</sub>
−25°C to +85°C	2.3 to 3.1V	1.7V to V <sub>CC</sub>


### **Product Portfolio**

					Power Dissipation			)			
			Cvcle			Operati	ng (I <sub>CC</sub> )				
Product		V <sub>CC</sub> Range		Time	$t_{AA}$	f = 1	MHz	f = f	max	Standb	y (I <sub>SB2</sub> )
	Min.	V <sub>CC(typ.)</sub>	V <sub>CC(max.)</sub>			Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.	Typ. <sup>[7]</sup>	Max.
CY81U016X16A9A	2.3V	2.5V	3.1V	70 ns	70 ns		TBD		15 mA		60μΑ

### **Power-up Characteristics**

The 16M needs to have a initialization time before accesses can be started on the device.

The initialization sequence is shown in the figure below. Chip Select(CE) should be HIGH within 100 us of  $V_{CC}$  getting to the stable value. CE should be maintained at a HIGH state for a minimum of 3 ms after power up.



Parameter	Description	Min.	Тур.	Max.	Unit
Tcepu	Chip Enable High After Stable Vcc			100	μs
Tpu	Chip Enable Low After Stable Vcc	3			ms

- Overshoot: V<sub>CC</sub> + 0.2V, pulse width < 20 ns.
  Undershoot: -0.2V; pulse width < 20 ns.
  Overshoot and Undershoot specifications are characterized and are not 100% tested.
  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C.



### Variable Address Refresh

### Description

The variable address mode allows customers to turn off sections of the die to save standby current. The 16M MoBL3 is divided into four 4M sections allowing certain sections to be active (i.e., refreshed). The variable address mode also allows a customer to go into a low-power mode with  $\overline{ZZ}$  tied low and keep the data in a certain section of memory.

### **Function**

At power up, all four sections of the die are activated and the SRAM enters into its default state of full memory size and refresh space.

MoBL3 provides three distinct operation modes for reducing standby power:

- a. Reduced Memory Size Operation
- b. Partial Array Refresh
- c. Deep Sleep Mode.


In the Reduced Memory Size (RMS) operation, the SRAM can be operated as a reduced size SRAM. For example, one could operate the 16M SRAM as an 4M, 8M, or a 12M memory block. The protocol to turn on/off the sections of the memory is given in the following pages. The RMS mode is enabled after  $\overline{ZZ}$  goes high and remains in RMS mode after  $\overline{ZZ}$  goes high. To revert back to a complete 16M SRAM, the protocol outlined on

the the next page will have to be followed, along with the bit pattern definitions shown on page 6.

In the Partial Array Refresh (PAR), the SRAM will only refresh certain portions of the memory, as configured by the user. This mode is only for standby and is applicable as long as  $\overline{ZZ}$  remains low. Once  $\overline{ZZ}$  returns high in this mode, the SRAM goes back to operating in full address refresh. The protocol shown in next figure will have to be followed to turn on/off this mode of operation. Once the Variable Address (VA) register is updated, all future  $\overline{PAR}$  accesses will use the contents of the VA register when  $\overline{ZZ}$  returns low. If the customer wants to change the PAR space, the VA register must be updated per next figure.

If the Variable Address (VA) register is not updated after power up, the SRAM will be in its default state. In the default state the whole memory array will be refreshed and driving  $\overline{ZZ}$  low will not place the SRAM into a deep sleep mode. To enable the deep sleep mode, the customer must update the VA register, then address bit 4 (A4) must be set to 0, indicating to the SRAM that the deep sleep mode is enabled. Once the deep sleep mode is enabled, driving  $\overline{ZZ}$  low places the SRAM into a deep sleep mode after 1us. Once in the deep sleep mode, data integrity in the SRAM is not guaranteed and the contents of the VA register is destroyed. The SRAM will remain in deep sleep mode until  $\overline{ZZ}$  is driven high. At any point of time, one could drive  $\overline{ZZ}$  low and change the VA register's A4 bit back to 1 and the SRAM returns to its default state.

# Variable Address Refresh Switching Diagrams Variable Address Mode—Register Update[8]



### Note:


8. OE and the data pins are in a don't care state while the device is in variable address mode.



# Variable Address Space Timings<sup>[9]</sup>

Parameter	Description	Min.	Max.	Unit
t <sub>ZZWE</sub>	ZZ LOW to WE LOW		1000	ns
t <sub>CDR</sub>	Chip deselect to ZZ LOW	0		ns
t <sub>R</sub> <sup>[10]</sup>	Operation Recovery Time (Deep Sleep Mode only)	200		μs
t <sub>ZZMIN</sub>	Deep Sleep Mode Time	10		μs

## Variable Address Space—Register




## Variable Address Space—Address Patterns

	Partial Array Refresh Mode (A3=0, A4=1)							
A2	A1, A0	Refresh Section	Address	Size	Density			
0	11	One-fourth of the Die	00000h - 3FFFFh (A19=A18=0)	256K x 16	4M			
0	10	Half of the Die	00000h – 7FFFFh (A19=0)	512M x 16	8M			
0	01	Three-fourths of the Die	00000h – BFFFFh (A19:A18 != 11)	768K x 16	12M			
1	11	One-fourth of the Die	C0000h - FFFFFh (A19=A18=1)	256K x 16	4M			
1	10	Half of the Die	80000h – FFFFFh (A19=1)	512M x 16	8M			
1	01	Three-fourths of the Die	40000h – FFFFFh (A19:A18 != 00)	768K x 16	12M			
	•	Red	uced Memory Size Mode (A3=1, A4=1)	•	•			
0	11	One-fourth of the Die	00000h - 3FFFFh (A19=A18=0)	256K x 16	4M			
0	10	Half of the Die	00000h – 7FFFFh (A19=0)	512M x 16	8M			
0	01	Three-fourths of the Die	00000h – BFFFFh (A19:A18 != 11)	768K x 16	12M			
0	00	Full Die	00000h – FFFFFh	1M x 16	16M			
1	11	One-fourth of the Die	C0000h - FFFFFh (A19=A18=1)	256K x 16	4M			
1	10	Half of the Die	80000h – FFFFFh (A19=1)	512M x 16	8M			
1	01	Three-fourths of the Die	40000h – FFFFFh (A19:A18 != 00)	768K x 16	12M			
1	00	Full Die	00000h – FFFFFh	1M x 16	16M			

<sup>9.</sup> All other timing parameters are as shown in the datasheets. 10.  $t_R$  applies only in the deep sleep mode.



# **Memory Block Split**





# **PRELIMINARY**

# Electrical Characteristics Over the Operating Range<sup>[4, 5, 6]</sup>

			CY81U016X16A9A		A9A	
Parameter	Description	Test Conditions	Min.	Typ. <sup>[7]</sup>	Max.	Unit
V <sub>OH</sub> <sup>[11]</sup>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CCQ</sub> - 0.2			V
V <sub>OL</sub> [11]	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA			0.2	V
V <sub>IH</sub> <sup>[12]</sup>	Input HIGH Voltage		1.4		V <sub>CC</sub> + 0.2V	V
V <sub>IL</sub> [12]	Input LOW Voltage		-0.2		0.4	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$ , CMOS Levels, $V_{CC} = Max$			15	mA
		I <sub>OUT</sub> = 0 mA, f=1MHz, CMOS Levels, V <sub>CC</sub> = Max			TBD	mA
I <sub>SB1</sub>	Automatic CE Power-down Current— CMOS Inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$			100	μΑ
I <sub>SB2</sub>	Automatic CE Power-down Current— CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.3 \text{V} \text{ or } \text{CE} \le 0.3 \text{V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.3 \text{V} \text{ or } \text{V}_{\text{IN}} \le 0.3 \text{V},$ $\text{f=0, V}_{\text{CC}} = \text{Max}$			80	μΑ

# Capacitance<sup>[13]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, f = 1 MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC(typ)</sub>	8	pF


### **Thermal Resistance**

Parameter	Description	Test Conditions	BGA	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[13]</sup>	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	55	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case) <sup>[13]</sup>		16	°C/W

11. For I<sub>OH</sub> = -0.4 mA, V<sub>OH</sub> = 0.8 x V<sub>CCQ</sub>; for I<sub>OL</sub> = 0.4 mA, V<sub>OL</sub> = 0.2 x V<sub>CCQ</sub>.
12. For V<sub>CCQ</sub> = 1.7 - 2.25V: V<sub>IH</sub> = higher of (1.4V, 0.8 x V<sub>CCQ</sub>); V<sub>IL</sub> = lower of (0.4 x V<sub>CCQ</sub>).
13. Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**




OUTPUT• R<sub>TH</sub>

Parameters	2.5V I/O	Unit
R1	21K	Ohms
R2	21K	Ohms
R <sub>TH</sub>	10.5K	Ohms
V <sub>TH</sub>	1.25	Volts

# Deep Sleep Mode<sup>[14]</sup>

Parameter	Description	Conditions	Min.	<b>Typ</b> . <sup>[7]</sup>	Max.	Unit
I <sub>CCDS</sub>	Deep Sleep Current	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \overline{\text{ZZ}} \le \text{V}_{\text{IL}}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V} \text{ or } \text{V}_{\text{IN}} \le 0.2\text{V}$ No input may exceed $\text{V}_{\text{CC}} + 0.2\text{V}$		7	10	μА
t <sub>CDR</sub> <sup>[13]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub>	Operation Recovery Time		200			μs
t <sub>zzmin</sub>	Deep Sleep mode Time		10			μs

# Deep Sleep Waveform<sup>[15]</sup>



- 14. This mode does not retain the data in the SRAM. All data will be lost in the mode of operation. This is the default mode of operation on the CY81U016X16A9A
- 15. BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signal (CE HIGH) or by disabling both BHE and BLE (both HIGH).




# Switching Characteristics Over the Operating Range [16]

		70	) ns		
Parameter	Description	Min.	Max.	Unit	
Read Cycle			•	•	
t <sub>RC</sub>	Read Cycle Time	70		ns	
t <sub>AA</sub>	Address to Data Valid		70	ns	
t <sub>OHA</sub>	Data Hold from Address Change	10		ns	
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns	
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns	
t <sub>LZOE</sub> <sup>[20]</sup>	OE LOW to Low-Z <sup>[17]</sup>	5		ns	
t <sub>HZOE</sub> <sup>[20]</sup>	OE HIGH to High-Z <sup>[17, 18]</sup>		25	ns	
t <sub>LZCE</sub> [20]	CE LOW to Low-Z <sup>[17]</sup>	10		ns	
t <sub>HZCE</sub> <sup>[20]</sup>	CE HIGH to High-Z <sup>[17, 18]</sup>		25	ns	
t <sub>PU</sub>	CE LOW to Power-up	0		ns	
t <sub>PD</sub>	CE HIGH to Power-down		70	ns	
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		70	ns	
t <sub>LZBE</sub> <sup>[20]</sup>	BLE / BHE LOW to Low-Z <sup>[17]</sup>	5		ns	
t <sub>HZBE</sub> [20]	BLE / BHE HIGH to HIGH Z <sup>[17,18]</sup>		25	ns	
Write Cycle <sup>[19]</sup>	-	1	·		
t <sub>wc</sub>	Write Cycle Time	70		ns	
t <sub>SCE</sub>	CE LOW to Write End	60		ns	
t <sub>AW</sub>	Address Set-up to Write End	60		ns	
t <sub>HA</sub>	Address Hold from Write End	0		ns	
t <sub>SA</sub>	Address Set-up to Write Start	0		ns	
t <sub>PWE</sub>	WE Pulse Width	50	1000	ns	
t <sub>BW</sub>	BLE / BHE LOW to Write End	60		ns	
t <sub>SD</sub>	Data Set-up to Write End	30		ns	
t <sub>HD</sub>	Data Hold from Write End	0		ns	
tHZWE <sup>[20]</sup>	WE LOW to High-Z <sup>[17, 18]</sup>		25	ns	
t <sub>LZWE</sub> <sup>[20]</sup>	WE HIGH to Low-Z <sup>[17]</sup>	10		ns	

### **Switching Waveforms**

## Read Cycle No. 1(Address Transition Controlled) [21, 22]




- Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified  $\rm I_{OL}/\rm I_{OH}$  and 30 pF load capacitance.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZDE}$ , is less than  $t_{LZME}$  and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any
- given device.  $t_{HZOE}$ ,  $t_{HZRE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedence state.

  The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates
- High-Z and Low-Z parameters are guaranteed by design and are not tested.
   Device is continuously selected. OE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>.
- 22. WE is HIGH for read cycle.




## Switching Waveforms (continued)

# Read Cycle No. 2 ( $\overline{\text{OE}}$ Controlled) $^{[22,\ 23]}$



# Write Cycle No. 1(WE Controlled) [19, 24, 25]




- Address valid prior to or coincident with CE transition LOW.
   Data I/O is high impedance if OE = V<sub>IH</sub>.
   If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
   During this period, the I/Os are in output state and input signals should not be applied.




# Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled)  $^{[19,\ 24,\ 25]}$ 




# Write Cycle No. 3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[25]}$





# Switching Waveforms (continued)

Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [25]



### **Truth Table**

CE	ZZ	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Х	Н	Χ	Χ	Н	Н	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Н	Н	X	Χ	X	Χ	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	Х	Χ	High-Z	Deep Sleep Mode	Deep Sleep Current(Iccds) <sup>[27.]</sup>
L	Н	Н	L	L	L	Data Out (I/O0-I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O0-I/O7); High-Z (I/O8-I/O15)	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Η	Data Out (I/O8–I/O15); High-Z (I/O0–I/O7)	Read	Active (I <sub>CC</sub> )
L	Н	X	Η	L	Ш	High-Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	Χ	L	Ш	Data In (I/O0-I/O15)	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O0–I/O7); High-Z (I/O8–I/O15)	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	Data In (I/O8–I/O15); High-Z (I/O0–I/O7)	Write	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY81U016X16A9A-7N4FI	BV48A	48-Ball Fine Pitch BGA	Industrial

<sup>27.</sup> This assumes that the deep sleep mode is enabled in the VAR register.





## **Package Diagram**

### 48-ball (6 mm x 8 mm x 1 mm) Fine Pitch BGA BV48A



TOP VIEW





51-85150-\*A

MoBL is a registered trademark, and MoBL3 and More Battery Life are trademarks, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.



# Document History Page

Document Title : CY81U016X16A9A MoBL3™ 16M (1M x 16) SRAM Document Number : 38-05310							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	117417	09/12/02	CDY	New Data Sheet			