4Mb Late Write LVTTL High Speed Synchronous SRAM (128K x 36 Organization)

#### **Description**

The CXK77B3641 is a high speed BiCMOS synchronous static RAM with common I/O pins, organized as 131,072-words by 36-bits. This synchronous SRAM integrates input registers, high speed RAM, output registers/latches, and a one-deep write buffer onto a single monolithic IC. Three different read protocols - Register-Register (R-R), Register-Latch (R-L), and Register-Flow Thru (R-FT), and an enhanced write protocol - Late (Delayed) Write (LW), are supported, providing a flexible, high-per-formance user interface.

All input signals except  $\overline{G}$  (Output Enable) and ZZ (Sleep Mode) are registered on the positive edge of K clock.

Read cycles can be controlled in one of three ways - with registered outputs in Register-Register mode, with latched outputs in Register-Latch mode, or with flow-through outputs in Register-Flow Thru mode. The read protocol is user-selectable through external mode pins M1 and M2.

Write cycles follow a Late Write protocol, where data is provided to the SRAM one clock cycle after the address and control signals, eliminating one dead cycle from Read-to-Write transitions. In this scheme, when a write cycle is initiated, the address and data stored in the SRAM's write buffer during the previous write cycle are directed to the SRAM's memory core, while, simultaneously, the address and data from the current write cycle are stored in the SRAM's write buffer. In both Register-Latch and Register-Flow Thru modes, when  $\overline{SW}$  (Global Write Enable) is driven active, the subsequent positive edge of K clock tristates the SRAM's output drivers immediately, allowing consecutive Read-Write-Read operations. The write cycle is internally self-timed, which eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

Sleep (power down) mode control is provided through the asynchronous ZZ input. 220 MHz operation is obtained from a single 3.3V power supply. JTAG boundary scan interface is provided using a subset of IEEE standard 1149.1 protocol.

#### **Features**

			R-R Mode	R-L, R-FT Modes
• F	Fast Cycle/Acces	ss Time	$t_{KHKH}/t_{KHQV}$	$t_{KHKH}/t_{KHQV}$
(	CXK77B3641	-45	4.5ns / 2.4ns	5.5ns / 5.5ns
		-5(*)	5.0ns / 2.5ns	5.7ns / 5.7ns
		-6	6.0ns / 3.0ns	6.0ns / 6.0ns

Note (\*): Contact Sony Memory Marketing for availability of "-5" speed bin.

- 3 synchronous modes of operation, selectable by mode pins:
   Register-Register; Register-Latch; Register-Flow Thru;
- Single +3.3V power supply:  $3.3V \pm 5\%$
- Dedicated output supply voltage: V<sub>DDO</sub> (2.5V to 3.3V typical)
- Inputs and outputs are LVTTL/LVCMOS compatible.
- Differential clock input (K/K). Clock levels are compatible to PECL, LVTTL and LVCMOS.
- All inputs (except asynchronous  $\overline{G}$  and ZZ) and outputs are registered on a single clock edge.
- Byte Write capability.
- Late Write scheme to eliminate one dead cycle from Read-to-Write transitions.
- Self-timed write cycles.
- Sleep (power down) mode.
- JTAG boundary scan (subset of IEEE standard 1149.1).
- 119 pin (7x17) Plastic Ball Grid Array (PBGA) package.

## **Pin Configuration (Top View)**

	1	2	3	4	5	6	7
A	$V_{\mathrm{DDQ}}$	SA6	SA7	NC	SA3	SA2	$V_{DDQ}$
В	NC	NC	SA8	NC	SA4	NC	NC
C	NC	SA12	SA5	VDD	SA0	SA13	NC
D	DQ7c	DQ8c	$V_{SS}$	NC	$V_{SS}$	DQ8b	DQ7b
E	DQ5c	DQ6c	$V_{SS}$	SS	$V_{SS}$	DQ6b	DQ5b
F	V <sub>DDQ</sub>	DQ4c	V <sub>SS</sub>	G	V <sub>SS</sub>	DQ4b	V <sub>DDQ</sub>
G	DQ2c	DQ3c	SBWc	C	SBWb	DQ3b	DQ2b
Н	DQ0c	DQ1c	$V_{SS}$	С	$V_{SS}$	DQ1b	DQ0b
J	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$
K	DQ0d	DQ1d	$V_{SS}$	K	$V_{SS}$	DQ1a	DQ0a
L	DQ2d	DQ3d	<del>SBW</del> d	K	<del>SBW</del> a	DQ3a	DQ2a
M	$V_{DDQ}$	DQ4d	$V_{SS}$	SW	$V_{SS}$	DQ4a	$V_{DDQ}$
N	DQ5d	DQ6d	$V_{SS}$	SA14	$V_{SS}$	DQ6a	DQ5a
P	DQ7d	DQ8d	$V_{SS}$	SA11	$V_{SS}$	DQ8a	DQ7a
R	NC	SA10	M1	$V_{\mathrm{DD}}$	M2	SA15	NC
T	NC	NC	SA9	SA16	SA1	NC	ZZ
U	$V_{DDQ}$	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$

## **Pin Description**

Symbol	Description	Symbol	Description	Symbol	Description
SA	Address Input (0-16)	G	Async. Output Enable	$V_{DDQ}$	Output Power Supply
DQ	Data I/O (0-8), Bytes a-d	ZZ	Async. Sleep Mode	V <sub>SS</sub>	Ground
K,K	Differential Input Clocks	TCK	JTAG Clock (LVTTL)	M1,M2	Mode Select
C,C	Differential Output Control Clocks (for future use)	TMS	JTAG Mode Select (LVTTL)	NC	No Connect
SW	Write Enable, Global	TDI	JTAG Data In (LVTTL)		
<del>SBW</del> x	Write Enable, Bytes a-d	TDO	JTAG Data Out (LVTTL)		
SS	Synchronous Select	V <sub>DD</sub>	+3.3V Power Supply		

### •Truth Tables

## Register - Register Mode

ZZ	$\overline{SS}$ $(t_n)$	SW (t <sub>n</sub> )	$\overline{SBW}x$ $(t_n)$	G	Mode	DQ <sub>0-35</sub> (t <sub>n</sub> )	DQ <sub>0-35</sub> (t <sub>n+1</sub> )	V <sub>DD</sub> Current
Н	X	X	X	X	Sleep Mode. Power Down	Hi - Z	Hi - Z	$I_{SB}$
L	Н	X	X	X	Deselect	X	Hi - Z	$I_{\mathrm{DD}}$
L	L	Н	X	Н	Read	Hi - Z	Hi - Z	$I_{\mathrm{DD}}$
L	L	Н	X	L	Read	X	Q(t <sub>n</sub> )	$I_{DD}$
L	L	L	L	X	Write All Bytes (Bits 0-35)	X	D(t <sub>n</sub> )	$I_{\mathrm{DD}}$
L	L	L	X	X	Write Bytes With SBWx=L	X	D(t <sub>n</sub> )	$I_{DD}$
L	L	L	Н	X	Abort Write	X	Hi - Z	$I_{\mathrm{DD}}$

# Register - Latch and Register - Flow Thru Mode

ZZ	$\overline{SS}$ $(t_n)$	SW (t <sub>n</sub> )	$\overline{SBW}x$ $(t_n)$	G	Mode	DQ <sub>0-35</sub> (t <sub>n</sub> )	DQ <sub>0-35</sub> (t <sub>n+1</sub> )	V <sub>DD</sub> Current
Н	X	X	X	X	Sleep Mode. Power Down	Hi - Z	Hi - Z	$I_{SB}$
L	Н	X	X	X	Deselect	Hi - Z	X	$I_{DD}$
L	L	Н	X	Н	Read	Hi - Z	Hi - Z	$I_{DD}$
L	L	Н	X	L	Read	Q(t <sub>n</sub> )	X	$I_{DD}$
L	L	L	L	X	Write All Bytes (Bits 0-35)	Hi - Z	D(t <sub>n</sub> )	$I_{DD}$
L	L	L	X	X	Write Bytes With SBWx=L	Hi - Z	D(t <sub>n</sub> )	$I_{DD}$
L	L	L	Н	X	Abort Write	Hi - Z	X	I <sub>DD</sub>

#### Mode Select

This device supports three different JEDEC standard read protocols via mode pins M1 and M2. The mode pins must be set during power-up and cannot change during SRAM operation.

#### **Mode Select Truth Table.**

	M1	M2
Register-Register	L	Н
Register-Flow Thru	L	L
Register-Latch	Н	L

### **•**Power-Up Sequence

Power supplies must power up in the following sequence:  $V_{SS}$ ,  $V_{DD}$ ,  $V_{DDQ}$ , and Inputs.  $V_{DDO}$  must never exceed  $V_{DD}$ .

## •Absolute Maximum Ratings<sup>(1)</sup>

Item	Symbol	Rating	Unit
Supply Voltage	$V_{DD}$	-0.5 to +4.6	V
Output Supply Voltage	V <sub>DDQ</sub>	-0.5 to +4.6	V
Input Voltage	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> +0.5 (4.6V max.)	V
Output Voltage	V <sub>OUT</sub>	-0.5 to V <sub>DDQ</sub> +0.5 (4.6V max.)	V
Operating Temperature	T <sub>A</sub>	0 to 70	°C
Junction Temperature	$T_{\mathrm{J}}$	0 to 110	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

<sup>(1)</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions other than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### • DC Recommended Operating Conditions

 $(V_{SS} = 0V, T_A = 0 \text{ to } 70^{\circ}\text{C})$ 

		Item	Symbol	Min	Тур	Max	Unit	
Supply Vo	oltage		$V_{DD}$	3.13	3.3	3.47	V	
Output Su	pply Voltag	$ge^{(1)}$	V <sub>DDQ</sub>	2.37	2.5, 3.3	2.5, 3.3 3.47		
Address & Control		Input High Voltage <sup>(2)</sup>	V <sub>IHCA</sub>	1.65		$V_{DD} + 0.3$	V	
Address	e Control	Input Low Voltage <sup>(4)</sup>	V <sub>ILCA</sub>	-0.3		1.15	V	
Data		Input High Voltage <sup>(3)</sup>	V <sub>IHD</sub>	1.65		$V_{DDQ} + 0.3$	V	
Data		Input Low Voltage <sup>(4)</sup>	V <sub>ILD</sub>	-0.3		1.15	V	
		Input Signal Voltage	V <sub>KIN</sub>	-0.3		$V_{DD} + 0.3$	V	
	LVTTL	Input Differential Voltage	V <sub>DIF</sub>	0.5		$V_{DD} + 0.6$	V	
Clock <sup>(5)</sup>	LVIIL	Input Common Mode Voltage	$V_{CM}$	1.15	1.4	1.75	V	
Clock		Input Cross Point Voltage	$V_X$	1.15	1.4	1.75	V	
	PECL	Input High Voltage	V <sub>IH-PECL</sub>	2.135		2.420	V	
	TECL	Input Low Voltage	V <sub>IL-PECL</sub>	1.480		1.825	V	

<sup>&</sup>lt;sup>(1)</sup> For  $V_{DDO} = 2.5V$  or  $V_{DDO} = 3.3V$  application.

a. LVTTL Differential - In this scheme, both clock inputs (K and  $\overline{K}$ ) are driven differentially to the same voltage

levels as the other inputs, i.e. from  $V_{SS}$  to  $V_{DDO}$  nominally.  $V_{KIN}$ ,  $V_{DIF}$ , and  $V_{CM}$  must all

be considered when using this scheme.

b. LVTTL Single Ended - In this scheme, one of the two clock inputs (either K or  $\overline{K}$ ) is driven to the same voltage

levels as the other inputs, i.e. from  $V_{SS}$  to  $V_{DDQ}$  nominally, while the other clock input (either  $\overline{K}$  or K) is tied to an external reference voltage  $(V_X)$ .  $V_{KIN}$ ,  $V_{DIF}$ , and  $V_X$  must all be

considered when using this scheme.

c. PECL Differential - In this scheme, both clock inputs (K and K) are driven differentially according to PECL

guidelines. Both V<sub>IH-PECL</sub> and V<sub>IL-PECL</sub> must be considered when using this scheme.

### •I/O Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz})$ 

Item	Symbol	Test conditions	Min	Max	Unit
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$		6	pF
Clock Input Capacitance	$C_{CLK}$	$V_{IN} = 0V$		6	pF
Output Capacitance	C <sub>OUT</sub>	$V_{OUT} = 0V$		7	pF

Note: These parameters are sampled and are not 100% tested.

 $<sup>^{(2)}</sup>$  V<sub>IH</sub> (Max) AC = V<sub>DD</sub>+1.5 V for pulse width less than 2.0 ns

 $<sup>^{(3)}</sup>$  V<sub>IH</sub> (Max) AC = V<sub>DDQ</sub>+1.5 V for pulse width less than 2.0 ns

<sup>(4)</sup>  $V_{IL}$  (Min) AC = -1.5 V for pulse width less than 2.0 ns.

<sup>(5)</sup> This device supports three different input clocking schemes:

### •DC Electrical Characteristics

$$(V_{DD} = 3.3V \pm 5\%, V_{SS} = 0V, T_A = 0 \text{ to } 70^{\circ}\text{C})$$

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Leakage Current	$I_{LI}$	$V_{IN} = V_{SS}$ to $V_{DD}$	-1		1	uA
Output Leakage Current	$I_{LO}$	$V_{OUT} = V_{SS}$ to $V_{DD}$ $\overline{G} = V_{IH}$	-10		10	uA
Power Supply Operating Current	$I_{DD}^{-1}$	$Cycle = 6.0ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		665		mA
Power Supply Operating Current	I <sub>DD</sub> <sup>1</sup>	$Cycle = 5.5ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		695		mA
Power Supply Operating Current	I <sub>DD</sub> <sup>1</sup>	$Cycle = 4.5ns$ $Duty = 100\%$ $I_{OUT} = 0 \text{ mA}$		755		mA
Power Supply Standby Current	$I_{SB}$	$ZZ \ge V_{IH}$		60		mA
Output High Voltage V <sub>DDQ</sub> = 3.3V	V <sub>OH</sub>	$I_{OH} = -6.0 \text{ mA}$	2.4			V
Output Low Voltage V <sub>DDQ</sub> = 3.3V	V <sub>OL</sub>	$I_{OL} = 6.0 \text{ mA}$			0.4	V
Output High Voltage for V <sub>DDQ</sub> = 2.5V	V <sub>OH</sub>	$I_{OH} = -6.0 \text{ mA}$	2.0			V
Output Low Voltage for V <sub>DDQ</sub> = 2.5V	V <sub>OL</sub>	$I_{OL} = 6.0 \text{ mA}$			0.4	V

<sup>1.</sup> Typical  $I_{DD}$  values measured at  $V_{DD}$  = 3.3V and  $T_A$  = 25°C, with a 75% read / 25% write operation distribution.

## •AC Electrical Characteristics (Register-Register Mode)

Item	Symbol	-4	15	-	5	-	6	Unit
nem	Symbol	Min	Max	Min	Max	Min	Max	Ullit
Cycle Time	t <sub>KHKH</sub>	4.5		5.0		6.0		ns
Clock High Pulse Width	t <sub>KHKL</sub>	1.5		1.5		2.0		ns
Clock Low Pulse Width	t <sub>KLKH</sub>	1.5		1.5		2.0		ns
Address Setup Time	t <sub>AVKH</sub>	0.5		0.5		0.5		ns
Address Hold Time	t <sub>KHAX</sub>	1.0		1.0		1.0		ns
Write Enables Setup Time	t <sub>WVKH</sub>	0.5		0.5		0.5		ns
Write Enables Hold Time	t <sub>KHWX</sub>	1.0		1.0		1.0		ns
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.5		0.5		0.5		ns
Synchronous Select Hold Time	t <sub>KHSX</sub>	1.0		1.0		1.0		ns
Data Input Setup Time	t <sub>DVKH</sub>	0.5		0.5		0.5		ns
Data Input Hold Time	t <sub>KHDX</sub>	1.0		1.0		1.0		ns
Clock High to Output Valid	t <sub>KHQV</sub>		2.4		2.5		3.0	ns
Clock High to Output Hold	t <sub>KHQX</sub> *2	0.7		0.7		0.7		ns
Clock High to Output Low-Z	t <sub>KHQX1</sub> *2	0.7		0.7		0.7		ns
Clock High to Output High-Z (SS Deselect Cycle)	t <sub>KHQZ</sub> *2		2.0		2.0		2.0	ns
Output Enable Low to Output Valid	t <sub>GLQV</sub>		2.3		2.5		3.0	ns
Output Enable Low to Output Low-Z	t <sub>GLQX</sub> *2	0.5		0.5		0.5		ns
Output Enable High to Output High-Z	t <sub>GHQZ</sub> *2		2.3		2.5		3.0	ns
Sleep Mode Enable Time	t <sub>ZZE</sub> *2		20.0		20.0		20.0	ns
Sleep Mode Recovery Time	t <sub>ZZR</sub> *2	20.0		20.0		20.0		ns

<sup>1.</sup> All parameters are specified over the range  $T_A = 0$  to  $70^{\rm o}C.$ 

<sup>2.</sup> These parameters are sampled and are not 100% tested.

## •AC Electrical Characteristics (Register-Latch & Register-Flow Thru Modes)


Ye	C	-4	15	-	5	-	6	Unit
Item	Symbol	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	t <sub>KHKH</sub>	5.5		5.7		6.0		ns
Clock High Pulse Width	t <sub>KHKL</sub>	1.5		1.5		2.0		ns
Clock Low Pulse Width	t <sub>KLKH</sub>	1.5		1.5		2.0		ns
Address Setup Time	t <sub>AVKH</sub>	0.5		0.5		0.5		ns
Address Hold Time	t <sub>KHAX</sub>	1.0		1.0		1.0		ns
Write Enables Setup Time	t <sub>WVKH</sub>	0.5		0.5		0.5		ns
Write Enables Hold Time	t <sub>KHWX</sub>	1.0		1.0		1.0		ns
Synchronous Select Setup Time	t <sub>SVKH</sub>	0.5		0.5		0.5		ns
Synchronous Select Hold Time	t <sub>KHSX</sub>	1.0		1.0		1.0		ns
Data Input Setup Time	t <sub>DVKH</sub>	0.5		0.5		0.5		ns
Data Input Hold Time	t <sub>KHDX</sub>	1.0		1.0		1.0		ns
Clock High to Output Valid	t <sub>KHQV</sub>		5.5		5.7		6.0	ns
Clock High to Output Hold (Flow Thru mode only)	t <sub>KHQX</sub> *2	2.0		2.0		2.0		ns
Clock High to Output Low-Z (Flow Thru mode only)	t <sub>KHQX1</sub> *2	2.0		2.0		3.0		ns
Clock Low to Output Valid (Latch mode only)	t <sub>KLQV</sub>		2.3		2.5		2.5	ns
Clock Low to Output Hold (Latch mode only)	t <sub>KLQX</sub> *2	0.7		0.7		0.7		ns
Clock Low to Output Low-Z (Latch mode only)	t <sub>KLQX1</sub> *2	0.7		0.7		0.7		ns
Clock High to Output High-Z (SS Deselect Cycle)	t <sub>KHQZ</sub> *2		2.0		2.0		2.0	ns
Clock High to Output High-Z (SW Write Cycle)	t <sub>KHQZ1</sub> *2		2.0		2.0		2.0	ns
Output Enable Low to Output Valid	t <sub>GLQV</sub>		2.3		2.5		2.5	ns
Output Enable Low to Output Low-Z	t <sub>GLQX</sub> *2	0.5		0.5		0.5		ns
Output Enable High to Output High-Z	t <sub>GHQZ</sub> *2		2.3		2.5		2.5	ns
Sleep Mode Enable Time	t <sub>ZZE</sub> *2		20.0		20.0		20.0	ns
Sleep Mode Recovery Time	t <sub>ZZR</sub> *2	20.0		20.0		20.0		ns

<sup>1.</sup> All parameters are specified over the range  $T_A=0$  to  $70^{\rm o}C$ . 2. These parameters are sampled and are not 100% tested.

# •AC Test Conditions ( $V_{DDQ} = 2.5V$ )

$$(V_{DD}$$
 = 3.3V  $\pm$  5%,  $V_{DDQ}$  = 2.5V -5%/+10%,  $T_A$  = 0 to 70°C)


	Item	Conditions	Notes
Address	/ Control / Data Input High Level	$V_{IHCA}$ , $V_{IHD} = 2.0V$	@ Set up time ≥1ns
Address	/ Control / Data Input Low Level	$V_{ILCA}$ , $V_{ILD} = 0.8V$	@ Set up time ≥1ns
Input Ris	se & Fall Time	1.0V/ns	Other than Clock
Input Re	ference Level	1.4V	Other than Clock
Clock	LVTTL Input High Voltage	2.2V	$V_{DIF} \ge 0.8V$
	LVTTL Input Low Voltage	0.6V	$V_{DIF} \ge 0.8V$
	LVTTL Input Common Mode Voltage	1.4V	
	PECL Input High Voltage	$V_{IH-PECL} = 2.3V$	
	PECL Input Low Voltage	$V_{IL-PECL} = 1.6V$	
Clock In	put Rise & Fall Time	1.0V/ns	
Clock In	put Reference Level	K/K cross	
Output R	Reference Level	1.25V	
Output L	oad Conditions		Fig.1



# •AC Test Conditions ( $V_{DDQ} = 3.3V$ )


$$(V_{DD}$$
 =  $V_{DDQ}$  = 3.3V  $\pm$  5%,  $T_A$  = 0 to 70°C)

	Item	Conditions	Notes
Address	/ Control / Data Input High Level	$V_{IHCA}$ , $V_{IHD} = 2.4V$	@ Set up time ≥1ns
Address	/ Control / Data Input Low Level	$V_{ILCA}$ , $V_{ILD} = 0.4V$	@ Set up time ≥1ns
Input Ris	e & Fall Time	1.0V/ns	Other than Clock
Input Re	ference Level	1.4V	Other than Clock
Clock	LVTTL Input High Voltage	2.4V	$V_{DIF} \ge 1.0V$
	LVTTL Input Low Voltage	0.4V	$V_{DIF} \ge 1.0V$
	LVTTL Input Common Mode Voltage	1.4V	
	PECL Input High Voltage	$V_{IH-PECL} = 2.3V$	
	PECL Input Low Voltage	$V_{IL-PECL} = 1.6V$	
Clock In	put Rise & Fall Time	1.0V/ns	
Clock In	put Reference Level	K/K cross	
Output R	eference Level	1.4V	
Output L	oad Conditions		Fig.2




# Register - Register Mode

### TIMING WAVEFORM OF READ CYCLE




# TIMING WAVEFORM OF WRITE CYCLE




# **Register - Register Mode**

### TIMING WAVEFORM OF READ-WRITE-READ CYCLE I (SS controlled)




### TIMING WAVEFORM OF READ-WRITE-READ CYCLE II (G controlled)




# **Register - Latch Mode**

### TIMING WAVEFORM OF READ CYCLE




# TIMING WAVEFORM OF WRITE CYCLE




# **Register - Latch Mode**

### TIMING WAVEFORM OF READ-WRITE-READ CYCLE




# **Register - Flow Thru Mode**

# TIMING WAVEFORM OF READ CYCLE




# TIMING WAVEFORM OF WRITE CYCLE



# **Register - Flow Thru Mode**

### TIMING WAVEFORM OF READ-WRITE-READ CYCLE



### **Test Mode Description**

### **Functional Description**

The CXK77B3641 provides a JTAG boundary scan interface using a limited set of IEEE std. 1149.1 functions. The test mode is intended to provide a mechanism for testing the interconnect between master (processor, controller, etc.), SRAMs, other components and the printed circuit board.

In conformance with a subset of IEEE std. 1149.1, the CXK77B3641 contains a TAP controller, Instruction register, Boundary scan register and Bypass register.

JTAG Inputs/Outputs are LVTTL compatible only.

### **Test Access Port (TAP)**

4 pins as defined in the Pin Description table are used to perform JTAG functions. The TDI input pin is used to scan test data serially into one of three registers (Instruction register, Boundary Scan register and Bypass register). TDO is the output pin used to scan test data serially out. The TDI pin sends the data into LSB of the selected register and the MSB of the selected register feeds the data to TDO. The TMS input pin controls the state transition of 16 state TAP controller as specified in IEEE std. 1149.1. Inputs on TDI and TMS are registered on the rising edge of TCK clock. The output data on TDO is presented on the falling edge of TCK. TDO driver is in active state only when TAP controller is in Shift-IR state or in Shift-DR state.

TCK, TMS, TDI must be tied low when JTAG is not used.

### **TAP Controller**

16 state controller is implemented as specified in IEEE std. 1149.1.

The controller enters reset state in one of two ways:

- 1. Power up.
- 2. Apply a logic 1 on TMS input pin on 5 consecutive TCK rising edges.

#### **Instruction Register (3 bits)**

The JTAG Instruction register consists of a shift register stage and parallel output latch. The register is 3 bits wide and is encoded as follow:

<u>Octal</u>	MSB.		LSB	<u>Instruction</u>
0	0	0	0	Bypass
1	0	0	1	IDCODE. Read device ID
2	0	1	0	Sample-Z. Sample Inputs and tri-state DQs
3	0	1	1	Bypass
4	1	0	0	Sample. Sample Inputs.
5	1	0	1	Private. Manufacturer use only.
6	1	1	0	Bypass
7	1	1	1	Bypass

### **Bypass Register (1 bit)**

The Bypass Register is one bit wide and is connected electrically between TDI and TDO and provides the minimum length serial path between TDI and TDO.

### **ID Registers (32 bits)**

The ID Register is 32 bits wide and is encoded as follows:

	ID[0}	1
Sony ID	ID[11:1]	0000 1110 001
Part Number	ID[27:12]	0000 0000 0001 1001
Revision Number	ID[31:28]	XXXX

### **Boundary Scan Register (70 bits)**

The Boundary Scan Registers are 70 bits wide and are listed as follows:

36
17
5
2
4
1
2
2
1

 $K/\overline{K}$ ,  $C/\overline{C}$  inputs are sampled through one differential stage and internally inverted to generate internal  $K/\overline{K}$ ,  $C/\overline{C}$  signals for scan registers. Place Holder are required for some NC pins to maintain 70 bits Scan Register for different types of the same family SRAM and for density upgrades. All Place Holder Registers are connected to  $V_{SS}$  internally regardless of pin connection externally. TNC register is True No Connect i.e. not connected internally. TNC register information should be ignored during BSCAN testing.

## **Scan Order (Order by exit sequence)**

36	3B	SA	SA	5B	35
37	ЭБ			ЭD	33 34
38	2 1	$V_{SS}$	$V_{SS}$	- 5 A	33
	3A	SA	SA	5A	
39 40	3C 2C	SA SA	SA SA	5C 6C	32 31
41	2A	SA	SA	6A	30
42	2D	DQc	DQb	6D	29
43	1D	DQc	DQb	7D	28
44	2E	DQc	DQb	6E	27
45	1E	DQc	DQb	7E	26
46	2F	DQc	DQb	6F	25
47	2G	DQc	DQb	6G	24
48	1G	DQc	DQb	7G	23
49	2H	DQc	DQb	6H	22
50	1H	DQc	DQb	7H	21
51	3G	SBWc	SBWb	5G	20
52	4D	TNC(*)	G	4F	19
53	4E	SS	K	4K	18
54	4G	C	K	4L	17
55	4H	С	SBWa	5L	16
56	4M	SW	DQa	7K	15
57	3L	SBWd	DQa	6K	14
58	1K	DQd	DQa	7L	13
59	2K	DQd	DQa	6L	12
60	1L	DQd	DQa	6M	11
61	2L	DQd	DQa	7N	10
62	2M	DQd	DQa	6N	9
63	1N	DQd	DQa	7P	8
64	2N	DQd	DQa	6P	7
65	1P	DQd	ZZ	7T	6
66	2P	DQd	SA	5T	5
67	3T	SA	SA	6R	4
68	2R	SA	SA	4T	3
69	4N	SA	SA	4P	2
70	3R	M1	M2	5R	1

<sup>(\*)</sup> TNC means that the voltage polarity of this bit should be ignored during boundary scan testing.

# **Ordering Information.**

Part Number	Speed		
	Register - Register	Register - Latch/ Register - Flow Thru	
CXK77B3641GB-45	4.5ns Cycle / 2.4ns Access	5.5ns Cycle / 5.5ns Access	
CXK77B3641GB-5 (*)	5.0ns Cycle / 2.5ns Access	5.7ns Cycle / 5.7ns Access	
CXK77B3641GB-6	6.0ns Cycle / 3.0ns Access	6.0ns Cycle / 6.0ns Access	

Note (\*): Contact Sony Memory Marketing for availability of "-5" speed bin.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## **Revision History**

Rev. #	Rev. date	Changes / Modifications to Data-Sheet		
rev 4.0	8/22/97	Initial version, based on TS-2 evaluation		
rev 4.2 (Unreleased)	11/21/97	Modified AC Electrical Characteristics:  R-L, R-FT Modes:  -6 T <sub>KLQV</sub> , T <sub>GLQV</sub> , T <sub>GHQZ</sub> T <sub>KHQZ</sub> , T <sub>KHQZ1</sub> T <sub>KHQX1</sub> Renamed "-4.5" bin to "-45" bin in all modes. Renamed "-5" bin to "-50" bin in all modes. Renamed "-6" bin to "-60" bin in all modes. Added "-65" bin to all modes.  Provided IDD & ISB typical values (page-7) Provided PECL DC electrical characteristic (page-6)	3.0ns to 2.5ns 3.0ns to 2.0ns 2.0ns to 3.0ns	
4.2	01/05/00	Provided PECL AC test conditions (page-10, -11)	•	
rev 4.3	01/05/98	Updated DC Recommended Operating Conditions (Updated AC Test Conditions for $V_{DDQ} = 2.5V$ (page		
rev 4.4	01/15/98	Deleted "-65" bins.		
rev 4.5	03/12/98	Renamed "-50" bin to "-5" bin in all modes. Renamed "-60" bin to "-6" bin in all modes.  Changed BSCAN register # 52 from V <sub>SS</sub> to TNC (proceed and the second and the seco	all bins (page-8 &-9)  5V (page-6)  15V (page-6)  1.4V (page-6)  (page-6)  mdations (page-6)	
rev 4.6	08/12/98	Modified AC Electrical Characteristics: R-R Mode: -45 T <sub>KHQV</sub>	2.3ns to 2.4ns	