# Linear codec IC for digital cellular telephones BU8730KV

The BU8730KV is a linear codec IC developed for use with digital cellular telephones. It contains a 14-bit precision linear codec and various other analog input / output features.

Also, there is a built-in DAI and many tone signal functions making this IC perfect for use with GSM cellular telephones.

### Applications

Digital cellular telephones

#### Features

- 1) +3V single power supply ( $V_{DD} = 2.7V$  to 3.3V).
- 2) Low current consumption of 8.2mA (typ.) when fully operating and 20  $\mu$ A (max.) when powered down (VDD = 3V).
- 3) Built-in 14-bit precision linear codec.
- 4) Transmission filter for the codec unit conforms to ITU-T recommendation G.714.
- DTMF signal, GSM triple tone, and scale tone signal generator functions are built into the tone signal generator block.
- Signal generator and output level adjustment circuits are built in with the sounder output functions.
- 7) Built-in PLL circuit for system clock generation.

- 8) Analog input / output functions:
  - Built-in mic amplifier with gain switching capabilities
  - Data signal I / O circuit allows for connection to external devices.
  - Receiver output, ringer output, and EXT output are soft mute compatible.
- Internal DAI (digital audio interface) with GSM11.10 support.
- Internal DSP interface circuit supports multiple DSP formats.
- 11) VQFP 48-pin package.

#### ● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Digital power supply voltage	DV <sub>DD</sub>	-0.3~+4.5	V
A I	RXV <sub>DD</sub>	-0.3~+4.5	V
Analog power supply voltage	TXV <sub>DD</sub>	-0.3~+4.5	V
Digital input voltage	Vdin	DVss-0.3~DVpp+0.3	V
	Vain	RXGND-0.3~RXVpp+0.3	V
Analog input voltage		TXGND-0.3~TXVpp+0.3	V
Input current	lin	<b>−10~+10</b>	mA
Power dissipation	Pd	400*1	mW
Operating temperature	Tstg	<b>−50~</b> +125	Ç
Storage temperature	Topr	<del>-30~+85</del>	°C


<sup>\*1</sup> Reduced by 4.0mW for each increase in Ta of 1°C over 25°C.

## •Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Digital power supply voltage	DVoo	2.7	_	3.3	V
Analog power supply voltage	RXV <sub>DD</sub>	2.7	_	3.3	V
	TXV <sub>DD</sub>	2.7	_	3.3	٧
PLL sync signal frequency	FSY	_	8	_	kHz

ONot designed for radiation resistance.

## Block diagram



# Pin descriptions

Pin No.	Pin name	1/0	Function
1	BUZZER	0	Rectangular wave output for each tone pattern
2	TNIN	-	Tone output gain control amplifier inverse input
3	TNO	0	Tone output gain control amplifier output
4	RINGER	0	Tone waveform output
5	REXTIN	1	Reception external signal input
6	REXTOUT	0	Reception external signal output
7	RECO	0	Reception signal output
8	RECPRI	1	Receiver gain control amplifier inverse input
9	RECPRO	0	Receiver gain control amplifier output
10	RECON	0	Receiver amplifier inverse output
11	RECOP	0	Receiver amplifier non-inverse output
12	RXGND	_	Analog ground for reception
13	RXVDD	_	Analog power supply for reception
14	RXCOM	0	Analog reference voltage output for reception
15	REFCOM	0	Reference voltage output for internal reference
16	COMIN	0	Analog reference voltage output
17	TXCOM	0	Analog reference voltage output for transmission
18	MICIP	_	Mic amplifier non-inverse input
19	MICIN	_	Mic amplifier inverse input
20	MICO1	0	Mic amplifier output 1
21	MICO2	0	Mic amplifier output 2
22	TXV <sub>DD</sub>	-	Analog power supply for transmission
23	TXGND	_	Analog ground for transmission
24	N.C.	-	_
25	TEXTIN	_	Transmission external input
26	TEXTOUT	0	Transmission external output
27	PLLLPF	1/0	Input / output connection for PLL filter
28	TESTB	I	Test input (→DVpp)
29	FSYNC	I	PLL reference 8kHz clock input
30	CPUSTR	1	CPU I / F strobe input
31	CPUCLK	I	CPU I / F shift clock input
32	CPUDATA	1	CPU I / F address data input
33	RESETB	ı	System reset input (L: reset)
34	TC2	I	DAI test input
35	TC1	l .	DAI test input
36	DRSTB	I	DAI reset input
37	DVss		Digital ground
38	DV <sub>DD</sub>	_	Digital power supply
39	DI	ı	Digital serial data input



Pin No.	Pin name	1/0	Function
40	DO	0	DAI serial data output
41	DCLK	0	DAI shift clock output
42	DSPREQB	I	DSP serial data request input
43	DSPIN	l l	DSP serial data input
44	DSPOUT	0	DSP serial data output
45	DSPEB	0	DSP serial data enable output
46	DSPCLK	0	DSP serial data clock output
47	BPULSE	0	Tone pattern intermittent output
48	MUTE_τ	I	Connector for capacitor for soft mute setting

●Electrical characteristics (unless otherwise noted, Ta = 25°C, DV<sub>DD</sub> = RXV<sub>DD</sub> = TXV<sub>DD</sub> = 3.0V, FSYNC = 8kHz, gain of each attenuator = 0dB)

gain or out attendates = out/												
Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions						
〈DC characteristicss〉	⟨DC characteristicss⟩											
Current consumption*1	loo	_	8.2	_	mA	All power on	FSYNC=8kHz					
Current consumption **	I <sub>DD1</sub>	_	0.1	20	μΑ	Complete power down	FSYNC pin fixed					
Digital input high level voltage	IDD2	0.8DV <sub>DD</sub>	_	_	V	-						
Digital input low level voltage	IDD3	_	_	0.2DV <sub>DD</sub>	V	-						
Digital input high level current	Ін	_	_	10	μΑ	VIH=DVDD						
Digital input low level current	lıı	-10	_	_	μΑ	VIL=0V						
Digital output high level voltage	Vон	DV <sub>DD</sub> -0.5	_	_	٧	Iон=—1mA						
Digital output low level voltage	Vol	_	_	0.5	٧	IoL=1mA						

<sup>\*1</sup> The power supply voltage (DVpp, RXVpp, and TXVpp) is 3V. There is no load on the digital and analog output pins. Digital input pins other than the FSYNC pin are connected to DVpp or DVss. Analog input pins are connected to TXCOM or RXCOM with the proper resistance.

Parameter	Symbol	Min.	Тур.	Max.	Unit		Conditions			
⟨Transmission charact	eristics>									
Signal to total power distortion ratio (A→D) TEXTIN→DSPOUT		24	_	_		dB 1020Hz reference	-45dBm0	C-Wgt		
	Spt	29	_	_	dB		-40dBm0			
		35	_	_			0, -30dBm0			
Signal to total power		24	_	_		400011	-45dBm0	C-Wgt		
distortion ratio (D→A)	SDR	29	_	_	dB	1020Hz reference	-40dBm0			
DSPIN→RECO		35	_	_			0, -30dBm0			
Transmission level		-0.9	_	0.9		400011-	-55dBm0	Defense level		
characteristics (A→D)	Gтх	-0.6	_	0.6	dB	1020Hz reference	-50dBm0	Reference level =-10dBm0		
TEXTIN→DSPOUT		-0.3	_	0.3			0, —40dBm0			
Transmission level		-0.9	_	0.9		400011-	—55dBm0			
characteristics (D→A)	GTR	-0.6	_	0.6	dB	1020Hz reference	—50dBm0	Reference level =-10dBm0		
DSPIN→RECO		-0.3	_	0.3			0, —40dBm0			
Transmission output lovel	Vотх	_	0.395	_	V <sub>rms</sub>	1020Hz, - 0dBm0 input - reference	MICO1 →DSPOUT	Set the MIC1 level to 0dB		
Transmission output level		_	0.125	_	Vrms		TEXTIN →DSPOUT	Set the TESTIN level to 0dB		
December output lovel	Vorx	_	0.346	_	Vrms	1020Hz,	DSPIN →REXTOUT	_		
Reception output level		_	0.346	_	Vrms	OdBm0 input - reference	DSPIN →RECOP RECOM	When RECO→ RECPRO—6dB		
		24	_	_			0.06kHz			
Transmission loss		0	_	2.5			0.2kHz			
frequency characteristics	GRX	-0.3	_	0.3	dB	1020Hz, 0dBm0 input	0.3∼3.0kHz			
(A→D) TEXTIN→DSPOUT	GRX.	-0.3	_	0.9	d d	reference	3.4kHz	<del>-</del>		
TEXTIN→DSPOUT		0	_	_			3.6kHz			
		6.5	_	_			3.78kHz			
Transmission loss		-0.3	_	0.3			0.0~3.0kHz			
frequency characteristics	GRR	-0.3	_	0.9	dB	1020Hz, 0dBm0 input	3.4kHz			
(D→A) DSPIN→RECO	<b>О</b> НН	0	_	_	ub	reference	3.6kHz	<del>-</del>		
20.114 11200		6.5	_	_			3.78kHz			



Param	eter	Symbol	Min.	Тур.	Max.	Unit	Conditions			
⟨Tone gene	rator〉									
	HTONE	NE VTNH	-10.4	-8.9	-7.4	dBm	0.1.1.011	→RINGER	C-Wgt 0dBm=0.775V <sub>rms</sub>	
Tone output	HIONE	VINH	-10.9	-8.9	-6.9	dBm		→REXTOUT		
level	HTONE ATONE	VTNL	-12.6	-11.1	-9.6	dBm	Set at 2kHz	→RINGER		
Tone loss		GLoss	15	18	21	dB	HTONE set at 2kHz	→RINGER	TGLOS=1	
Tone distortio	Tone distortion SDTN		_	_	-29	dB	HTONE set at 2kHz	→RINGER	C-Wgt	
〈Attenuator〉	,									
	ATT1	ΔATT1	_	_	±0.6	dB	1020Hz	→DSPOUT	_	
	ATT2	ΔATT2	_	_	40			→RECO		
	ATT3	ΔΑΤΤ3	_	_	±2	dB	,	→REXTOUT		
Gain error	ATT4	ΔATT4	_	_	±0.8	dB	Set at 2kHz	→RINGER	_	
	ATT5	ΔATT5	_	_	±0.1	V	_	→BUZZER	_	
	ATT6	ΔΑΤΤ6	_	_	100	15	1020Hz	→RECO		
	ATT7	ΔΑΤΤ7	_	_	±0.8	dB	input	→REXTOUT	_	
⟨PLL block⟩										
PLL lead-in	time	TPL	_	5	100	msec	nsec —			

# ●Digital AC characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit
⟨Serial data interface / timing⟩					
DSPCLK frequency	fsck	_	256	_	kHz
DSPREQB input setup time	tsun	3.0	_	_	μs
DSPREQB input hold time	thtra	3.0	_	_	μs
DSPIN input setup time	tsus	100	_	_	ns
DSPIN input hold time	tнтs	100	_	-	ns
DSPEB low pulse width	twen	5.0	_	_	μs
DSPREQB scan internal clock frequency	trex	_	8	_	kHz
⟨Register write timing⟩					
CPUCLK frequency	fcLk	_	_	3	MHz
CPUDATA input setup time	tsuda	100	_	_	ns
CPUDATA input hold time	thtda	100	_	_	ns
Input setup time (CPUCLK high vs. CPUSTR high)	tsup	333	_	_	ns
Input hold time (CPUCLK high vs. CPUSTR low)	tнтр	1000	_	_	ns
CPUSTR strobe pulse width	fpwd	667	_	_	ns
〈DAI timing〉	•				
DCLK frequency	foclk	_	104	_	kHz
DCLK low pulse width	twocl	3.8	4.8	5.8	μs
DCLK high pulse width	twoch	3.8	4.8	5.8	μs
DRSTB low pulse width	twor	4	_	_	ms
DI input setup time	tsubi	100	_	_	ns
DI input hold time	thidi	100	_	_	ns

#### Measurement circuit




Fig.1

ROHM

Communication ICs BU8730KV

#### Application example




Fig.2

●External dimensions (Units: mm)

