

18/6.0

10/5.0

(3.0)

Parallel Latch Outputs

Q0 - Q7

34

FUNCTIONAL DESCRIPTION - The '34 has four modes of operation which are shown in the Mode Select Table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the Data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the Enable should be held HIGH while the Address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the '34 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode.


MODE SELECT TABLE	
-------------------	--

Ē	CL	MODE
L H L	H H L	Addressable Latch Memory Active HIGH 8-Channel Demultiplexer
н	Ē	Clear

	1	NPU	rs					OUT	PUTS		_		MODE
ĈL	Ē	A ₀	A1	A2	Q ₀	Q1	Q ₂	Q ₃	Q4	Q5	Q6	Q7	MODE
L L L	H L L · ·	X L H L •• H	X L L H ·· H	X L L H									Clear Demultiplex
н	н	х	x	x	Qt-1	Q _{t-1}	Q _{t-1}	Q _{t-1}	Q _{t-1}	Q _{t-1}	Q _{t-1}	Qt-1	Memory
н н н • • н	L L L	L H L ·	L L H · H	L L • H	D Qt-1 Qt-1 • • Qt-1	Qt-1 D Qt-1 • Qt-1	Qt-1 Qt-1 D • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • Qt-1	Qt-1 Qt-1 Qt-1 • • D	Addressable Latch
H = HI	GH V	oltage	Level		L = LOV	Voltage	e Levei	x	= Imma	terial	Qt-1	= Previo	ous Output State

TRUTH TABLE

LOGIC DIAGRAM



SYMBOL	PARAMETER	93XX		93L		UNITS	CONDITIONS		
		Min	Мах	Min	Max				
lcc	Power Supply Current	XM XC		86 86		21 26	mA	Vcc = Max	
	ACTERISTICS: V _{CC} = +5.0	V, T _A = -	+25° C	(See S	ectior	n 3 for	waveforms a	and load configurations)	
			· · · · ·	xx	93				
SYMBOL	PARAMETER		CL =	15 pF	CL =	15 pF	UNITS	CONDITIONS	
			Min	Max	Min	Max			
tPLH	Propagation Delay			23		45	ns	Figs. 3-1, 3-9	
tphL	Ē to Qn	<u></u>		24		42			
tPLH tPHL	Propagation Delay D to Q _n			28 24		65 45	ns	Figs. 3-1, 3-5	
tPLH	Propagation Delay			35		66	ns	Figs. 3-1, 3-20	
tPHL	An to Qn			35		66	- 115	Figs. 3-1, 3-20	
tPHL .	Propagation Delay CL to Qn			40		55	ns	Figs. 3-1, 3-10	
	TING REQUIREMENTS: \	/cc = +5.	L о v, т,	A = +2	5° C			<u> </u>	
SYMBOL	PARAMETER		93	xx	93L		UNITS	CONDITIONS	
STMBOL		Min	Max	Min	Max				
ts (H)	Setup Time HIGH, D to	Ē	20		45		ns		
th (H)	Hold Time HIGH, D to E		0		-5.0		ns	Fig. 3-13	
+. (1.)	Setup Time LOW D to E	Q	17		45	-	ne	, ig. 0-10	

SYMBOL	PARAMETER	93XX	93L	UNITS	CONDITIONS
		Min Max	Min Max	0.0110	
ts (H)	Setup Time HIGH, D to E	20	45	ns	
th (H)	Hold Time HIGH, D to E	0	-5.0	ns	Fig. 3-13
ts (L)	Setup Time LOW, D to E	17	45	ns	
t _h (L)	Hold Time LOW, D to E	0	-7.0	ns	
ts (H) ts (L)	Setup Time HIGH or LOW A_n to \overline{E}	5.0 5.0	10 10	ns	Fig. 3-21
tw (L)	E Pulse Width LOW	17	26	ns	
tw (L)	CL Pulse Width LOW		35	ns	Fig. 3-17