


FUNCTIONAL DESCRIPTION — The '70 has active LOW outputs capable of sinking in excess of 25 mA which allows it to drive a wide variety of 7-segment incandescent displays directly. It may also be used to drive common anode LED displays, multiplexed or directly with the aid of suitable current limiting resistors. This device accepts a 4-bit binary code and produces output drive to the appropriate segments of the 7-segment display. It has a hexadecimal decode format which produces numeric codes "0" through "9" and alpha codes "A" through "F" using upper and lower case fonts.

Latches on the four data inputs are controlled by an active LOW latch enable \overline{LE} . When the \overline{LE} is LOW, the state of the outputs is determined by the input data. When the \overline{LE} goes HIGH, the last data present at the inputs is stored in the latches and the outputs remain stable. The \overline{LE} pulse width necessary to accept and store data is typically 30 ns which allows data to be strobed into the '70 at normal TTL speeds. This feature means that data can be routed directly from high speed counters and frequency dividers into the display without slowing down the system clock or providing intermediate data storage.

The latch/decoder combination is a simple system which drives incandescent displays with multiplexed data inputs from MOS time clocks, DVMs, calculator chips, etc. Data inputs are multiplexed while the displays are in static mode. This lowers component and insertion costs since several circuits — seven diodes per display, strobe drivers, a separate display voltage source, and clock failure detect circuits — traditionally found in incandescent multiplexed display systems are eliminated. It also allows low strobing rates to be used without display flicker.

Another '70 feature is the reduced loading on the data inputs when the Latch Enable is HIGH (only 10 μ A typ). This allows many '70s to be driven from a MOS device in multiplex mode without the need for drivers on the data lines. The '70 also provides automatic blanking of the leading and/or trailing-edge zeroes in a multidigit decimal number, resulting in an easily readable decimal display conforming to normal writing practice. In an 8-digit mixed integer fraction decimal representation, using the automatic blanking capability, 0060.0300 would be displayed as 60.03. Leading-edge zero suppression is obtained by connecting the Ripple Blanking Output (RBO) of a decoder to the Ripple Blanking Input (RBI) of the next lower stage device. The most significant decoder stage should have the RBI input grounded; and since suppression of the least significant integer zero in a number is not usually desired, the RBI input of this decoder stage should be left open. A similar procedure for the fractional part of a display will provide automatic suppression of trailing-edge zeroes. The RBO terminal of the decoder can be OR-tied with a modulating signal via an isolating buffer to achieve pulse duration intensity modulation. A suitable signal can be generated for this purpose by forming a variable frequency multivibrator with a cross coupled pair of TTL or DTL gates.




								ТІ	RUTH		BLE				
	INPUTS					OUTPUTS									
BINARY STATE	LE	RBI	A3	A2	A 1	A ₀	a	b	c	đ	ē	f	g	RBO	DISPLAY
_	н	*	х	X	х	х							STABLE		
0	L	L	L	L	L	L	н	н	н	н	н	н	н	L	BLANK
0	L	н	L	L	L	L	L	L	L	L	L	L	н	н	0
1	L	х	L	L	L	н	н	L	L	н	н	н	н	н	ļ
2	L	х	L	L	н	L	L	L	н	L	L	н	L	н	5
3	L	Х	L	L	н	н	L	L	L	L	н	н	L	н	
4	L	Х	L	н	L	L	н	L	L	н	н	L	L	н	Ч
5	L	Х	L	н	L	н	L	н	L	L	н	L	L	н	5
6	L	х	L	н	н	L	L	н	L	L	L	L	L	н	5
7	L	Х	L	н	н	н	L	L	L	н	н	н	н	н	٦
8	L	Х	н	L	L	L	L	L	L	L	L	L	L	н	8
9	L	Х	н	L	L	н	L	L	L	н	н	L	L	н	٩
10	L	х	н	L	н	L	L	L	L	н	L	L	L	н	8
11	L	х	н	L	н	н	н	н	L	L	L	L	L	н	ե
12	L	Х	н	н	L	L	L	н	н	L	L	L	н	н	E
13	L	х	н	н	L	н	н	L	L	L	L	н	L	н	J.C.
14	L	Х	н	н	н	L	L	н	н	L	L	L	L	н	E
15	L	х	Н	н	н	Н	L	н	н	н	L	L	L	н	Ļ.
x	x	х	Х	Х	Х	Х	н	н	н	н	н	н	н	L.	BLANK

*The RBI will blank the display only if binary zero is stored in the latches. **RBO used as an input overrides all other input conditions.

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

NUMERICAL DESIGNATION



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) 93XX SYBMOL PARAMETER

			Min	Max		
Vон	Output HIGH Voltage	RBO	2.4		V	$V_{CC} = Min, I_{OH} - 80 \mu A$
Vol	Output LOW Voltage	RBO ā-g		0.4 0.4	v	$\frac{I_{OL} = 3.2 \text{ mA}}{I_{OL} = 25 \text{ mA}} V_{CC} = Min$
Юн	Output HIGH Current, a		250	μA	V _{CC} = Max, V _{OUT} = 5.5 V	
Icc Power Supply Current			105	mA	A ₁ , A ₂ , A ₃ , LE = Gnd V _{CC} = Max, Outputs Open	
			94		A_0 , A_1 , A_2 , $\overline{LE} = Gnd$ $V_{CC} = Max$, Outputs Open	

UNITS

CONDITIONS

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$ (See Section 3 for waveforms and load configurations)

		93	зхх		CONDITIONS
SYMBOL	PARAMETER		15 pF 500 Ω	UNITS	
		Min	Max	1	
tplH tpHL	Propagation Delay A_n to $\overline{a} - \overline{g}$		75 50	ns	Figs. 3-1, 3-20
tplh tphl	Propagation Delay \overline{LE} to $\overline{a} - \overline{g}$		90 70	ns	Figs. 3-1, 3-9

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	9:	зхх	UNITS	CONDITIONS	
01111202		Min	Max		CONDITIONO	
t _s (H) t _s (L)	Setup Time HIGH or LOW A_n to LE		30 20	ns	- Fig. 3-13	
t _h (H) t _h (L)	Hold Time HIGH or LOW A_n to LE		0 0	ns		
t _w (L)	LE Pulse Width LOW		45	ns	Fig. 3-9	