						CON	INECT PII	NOUT A	AGRAM
		9328							
		93L28							
DUAL 8-BIT SHIFT REGISTER									
DESCRIPT I6 bits of apability s provider nultiplexe provided s are provid cleared fro OF EAC OF EAC OF EAC BOTH T LAST BI ASYNCI	FION — storag of this d at the d betw eparate led from om a co CH REC CLOCI FRUE FRONC	The '28 is a high speed so e in the form of two 8-bit device is provided by sever e input to both shift regist reen two sources; 2) the c ely or together; 3) both the ti m each 8-bit register, and ommon input. TIPLEXER PROVIDED AT I GISTER K INPUT CIRCUITRY AND COMPLEMENTARY EACH REGISTER DUS MASTER RESET COI E: See Section 9	erial storage eler registers. The r al features: 1) ad ters so that the clock of each re rue and complem both registers r DATA INPUT OUTPUTS PRO	ment prov multifunct ditional g input is e gister ma entary ou may be m	iding ional ating easily ay be tputs aster ROM	MR 1 Q7 2 S 4 D 0 CP 7 GND 8 GND 8		·	16 V _{C4} 15 ā ₇ 14 a ₇ 13 s 12 D ₁ 11 D ₀ 10 CP 9 CO
		L. 066 060001 5							
		COMMERCIAL GRADE	MILITARY G	RADE	- DKO				
PKGS	PIN OUT	$\label{eq:commercial grade} \begin{array}{l} \textbf{COMMERCIAL GRADE} \\ \textbf{V}_{CC} = +5.0 \text{ V } \pm 5\%, \\ \textbf{T}_{A} = 0^{\circ}\text{C to } +70^{\circ}\text{C} \end{array}$	MILITARY G $V_{CC} = +5.0 V$ $T_A = -55^{\circ}C$ to	RADE 7 ±10%, +125°C	PKG TYPE				
PKGS Plastic DIP (P)	PIN OUT A	COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 9328PC, 93L28PC	MILITARY G $V_{CC} = +5.0 V$ $T_A = -55^{\circ}C$ to	₩ RADE 7 ±10%, +125°C	PKG TYPE 9B				
PKGS Plastic DIP (P) Deramic DIP (D)	PIN OUT A A	COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 9328PC, 93L28PC 9328DC, 93L28DC	MILITARY G $V_{CC} = +5.0 V$ $T_A = -55^{\circ}C$ to 9328DM, 93L281	RADE 7 ±10%, +125°C	РК ТҮРЕ 9В 6В				
PKGS Plastic DIP (P) Ceramic DIP (D) Platpak (F)	PIN OUT A A A	COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 9328PC, 93L28PC 9328DC, 93L28DC 9328FC, 93L28FC	MILITARY G V _{CC} = +5.0 V T _A = -55°C to 9328DM, 93L28F 9328FM, 93L28F	RADE (±10%, +125°C	РКG ТҮРЕ 9В 6В 4L				
PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) NPUT LO PIN NAI	PIN OUT A A A A A MES	COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 9328PC, 93L28PC 9328DC, 93L28DC 9328FC, 93L28FC /FAN-OUT: See Section 3 DESCRIPTIC	MILITARY G V _{CC} = +5.0 V T _A = -55°C to 9328DM, 93L28F 9328FM, 93L28F for U.L. definitio	image: state image: state image: state image: state	PKG TYPE 9B 6B 4L	-) W		93L (HIGH	U.L.) /LOW
PKGS Plastic DIP (P) Ceramic DIP (D) latpak (F) NPUT LO PIN NAI	PIN OUT A A A A A MES	COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 9328PC, 93L28PC 9328DC, 93L28DC 9328FC, 93L28FC /FAN-OUT: See Section 3 DESCRIPTIC	MILITARY G V _{CC} = +5.0 V T _A = -55°C to 9328DM, 93L28I 9328FM, 93L28F for U.L. definitio	irrade 1	PKG TYPE 9B 6B 4L XXX (U.L) IGH/LO 2.0/2.0	-) W		93L (HIGH, 1.	U.L.) /LOW 0/0.5
PKGS Plastic DIP (P) Ceramic DIP (D) Flatpak (F) NPUT LO PIN NAP So Do, D1 CP MR Q7	PIN OUT A A A A MES	COMMERCIAL GRADE V _{CC} = +5.0 V ±5%, T _A = 0° C to +70° C 9328PC, 93L28PC 9328DC, 93L28DC 9328FC, 93L28FC /FAN-OUT: See Section 3 DESCRIPTIC Data Select Input Data Inputs Clock Pulse Input (Active Common (Pin 9) Separate (Pins 7 and 10 Master Reset Input (Active Last Stage Output	MILITARY G V _{CC} = +5.0 V T _A = -55°C to 9328DM, 93L28H 9328FM, 93L28H 9328FM, 93L28H for U.L. definition DN HIGH) () () () () () () () () () (irrade 1	PKG TYPE 9B 6B 4L 20/2.0 1.0/1.0 3.0/3.0 1.5/1.5 1.0/1.0 20/10	-) W		93L (HIGH, 1. 0.5 1.5 0.75/0 0.5 1	U.L.) /LOW 0/0.5 /0.25 /0.75 0.375 /0.25 0/5.0 (2.0)

FUNCTIONAL DESCRIPTION — The two 8-bit shift registers have a common clock input (pin 9) and separate clock inputs (pins 10 and 7). The clocking of each register is controlled by the OR function of the separate and the common clock input. Each register is composed of eight clocked RS master/slave flip-flops and a number of gates. The clock OR gate drives the eight clock inputs of the flip-flops in parallel. When the two clock inputs (the separate and the common) to the OR gate are LOW, the slave latches are steady, but data can enter the master latches via the R and S input. During the first LOW-to-HIGH transition of either, or both simultaneously, of the two clock inputs, the data inputs (R and S) are inhibited so that a later change in input data will not affect the master; then the now trapped information in the master is transferred to the slave. When the transfer is complete, both the master and the slave are steady as long as either or both clock inputs remain HIGH. During the HIGH-to-LOW transition of the last remaining HIGH clock inputs (R and S) are enabled so that new data can enter the master. Either of the clock inputs can be used as clock inhibit inputs by applying a logic HIGH signal. Each 8-bit shift register has a 2-input multiplexer in front of the serial data input. The two data inputs D₀ and D₁ are controlled by the data select input (S) following the Boolean expression:

Serial data in: S_D = SD₀ + SD₁

An asynchronous master reset is provided which, when activated by a LOW logic level, will clear all 16 stages independently of any other input signal.



SHIFT SELECT TABLE

INPUTS			OUTPUT			
s	D ₀	Dı	Q7 (t _{n + 8})			
L	L	Х	L			
L	н	Х	н			
н	Х	L	L			
н	Х	Н	н			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

n + 8 = Indicates state after eight clock pulse



DC CHAR	ACTERISTICS OVER OPERATING	TEMP	ERAT	URE R	ANGE	(unless othe	erwise specified)	
SYMBOL	PARAMETER	93XX		93L		LINITS	CONDITIONS	
		Min	Max	Min	Мах			
lcc	Power Supply Current		77		25.3	mA	Vcc = Max	
	ACTERISTICS: V _{CC} = +5.0 V, T _A =	+25° C	(See	Section	n 3 for	waveforms	and load configurations)	
SYMBOL			93XX		3L	UNITS	CONDITIONS	
	PARAMETER	CL = 15 pF RL = 400 Ω		C _L = 15 pF				
		Min	Мах	Min	Мах			
f _{max}	Maximum Shift Right Frequency	20		5.0		MHz	Figs. 3-1, 3-8	
tplH tpHL	Propagation Delay CP to Q7 or Q7		20 35		45 80	ns	Figs. 3-1, 3-8	
tPHL	Propagation Delay MR to Q7		50		110	ns	Figs. 3-1, 3-16	
	TING REQUIREMENTS: V _{CC} = +5	.0 V, Т	[•] A = +2	25° C			r	
SYMBOL	PARAMETER	93XX		93L		UNITS	CONDITIONS	
		MIn	мах	Min	Max			
ta (H)	Setup Time HIGH or LOW	1 20		30		1		

-		Min Max	Min Max		
ts (H) ts (L)	Setup Time HIGH or LOW D _n to CP	20 20	30 30	ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to CP	0 0	0 0	ns	
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	25 25	55 55	ns	Fig. 3-8
t _w (L)	MR Pulse Width with CP HIGH	30	60	ns	Fig. 3-16
t _w (L)	MR Pulse Width with CP LOW	40	70	ns	
trec	Recovery Time MR to CP	33		ns	Fig. 3-16