CONNECTION DIAGRAM PINOUT A

9319 • 9320 DECADE SEQUENCERS

DESCRIPTION — The '19 and '20 are high speed counters with ten decoded active LOW outputs. The '19 has standard TTL totem pole outputs, and the '20 has resistor pull-up outputs for wired-AND applications. The devices provide a 1-of-10 sequential output pattern by the application of ten pulses to the Clock input. Shorter sequences can be obtained by using external feedback, either hard-wired or programmable via multiplexing.

- COMBINATION DECADE COUNTER AND 1-OF-10 DECODER
- GLITCHLESS, SEQUENTIAL 1-OF-10 OUTPUT PATTERN
- IDEAL FOR MULTIPHASE CLOCK GENERATION
- ANY SEQUENCE BETWEEN TWO AND TEN OBTAINABLE
- HIGH SPEED CLOCK INPUTS TYPICALLY 50 MHz
- WIRED-AND CAPABILITY (9320 ONLY)

ORDERING CODE: See Section 9

LOGIC SYMBOL

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	$V_{CC} = +5.0 V \pm 10\%,$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$	TYPE	
Plastic DIP (P)	A	9319PC, 9320PC		9B	
Ceramic DIP (D)	A	9319DC, 9320DC	9319DM, 9320DM	6B	
Flatpak (F)	A	9319FC, 9320FC	9319FM, 9320FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	9319 (U.L.) High/Low	9320 (U.L.) HIGH/LOW
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	1.0/1.0
CE	Clock Enable Input	1.0/1.0	1.0/1.0
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	1.0/1.0
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	1.0/1.0
$\overline{O}_0 - \overline{O}_9$	Decoded Outputs (Active LOW)	20/10	3.0/10



19 • 20

19 • 20

LOGIC DIAGRAM



TRUTH TABLE

OPERATING	INPUTS						C	OUTF	UTS					
MODE	MR	SR	CE	СР	ō	Ōı	Ō2	•	•	•	•	Ō7	Ō8	Ō9
Initialize, Asynchronous Reset	L L ⊅ H	x x	X (qu	X iescent)	H L	H H	H H					нн	нн	H H
Synchronous Reset	н	L	н	Ļ	L	н	Н					н	Н	Η
Hold	н	Х	L	Х				(N	lo Ch	ange	3)			
Sequence/Count	ттт	н н н	ннн	ጉጉጉ	L H H	H L H	ΗΗL	•	•	•	•	ннн	ннн	ннн
	· · · · I I I	••• ••• ••• ••• ••••••••••••••••••••••	••• ••• ••• ••• •••• •••••••••••••••••		••• •••	•••• •••• ••••••••••••••••••••••••••••	· · · · H H H	• •	•	• •	•	· · · · L H H	••••HLH	•••• •••
1	н	Η	н	L	L	н	н	•	•	•	٠	н	н	н

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

FUNCTIONAL DESCRIPTION — The '19 and '20 are decade shift counters with active LOW 1-of-10 decoded outputs. The decoded shift counter technique provides ten mutually exclusive, glitchless outputs. The edge-triggered counter is advanced on each LOW-to-HIGH transition of the Clock input (CP). When the Clock Enable (CE), Synchronous Reset (SR), Master Reset (MR) are HIGH, the device is sequenced via the Clock thru output states $\overline{O}_0 - \overline{O}_9$, successively.

The active HIGH Count Enable (CE) input is gated with the Clock and can be interchanged with Clock for layout convenience. A LOW on the CE input inhibits the Clock and stops the counter. By returning one of the outputs to the CE input, the device will sequence up to that output state and stop until reset with the Master Reset. Because the CE input is gated with the CP input, it cannot be changed from LOW to HIGH while the CP is HIGH.

The active LOW Synchronous Reset (\overline{SR}) is used to reset the counter to zero (returning the output to the \overline{O}_0 state) in response to the LOW-to-HIGH transition of the Clock. Any sequence between "two" and "ten" can be obtained by connecting the last desired output to the \overline{SR} input. This method of truncating the sequence produces a series of pulses of equal duration as long as the clock frequency remains constant.

A LOW on the Master Reset (\overline{MR}) overrides all other input conditions and resets the counter to zero. As long as the MR is LOW, all of the outputs are HIGH. When the MR goes from LOW to HIGH, the zero output (\overline{O}_0) goes LOW. This MR gating with the \overline{O}_0 output insures complete system resetting or initialization before the first output in the sequencer is activated. For low frequency applications (below 1.0 MHz) the MR can be used in lieu of the SR for truncating the count sequence. If the input CP rise time is very slow (over 100 ns), the MR input should be used to reset the counter to avoid mis-triggering. This is accomplished by returning the next higher output to the MR pin. After the desired sequence is completed, the next clock pulse will reset the counter and enable the first output within 50 ns.

The outputs of the '19 are standard TTL totem pole type which can drive up to ten standard TTL unit loads. The outputs of the '20 are DTL resistor pull-up type for applications requiring wired-AND connections. The on-chip pull-up resistors, (about 3 k Ω) of the '20 eliminate the need for external resistors normally required by open-collector outputs. Up to eight '20 outputs can be tied together with enough sink current capability left to drive one standard TTL input or five 93L or 54LS/74LS inputs.

The '19 and '20 will normally require initialization after power is first applied. A LOW pulse on the Master Reset (or a LOW on the Synchronous Reset in conjunction with a clock pulse) will reset the 5-bit register and activate output \overline{O}_0 . If initialization is not possible or not required, an error correction circuit is provided to detect some of the 22 unused states and return the counter to the proper sequence within ten clock cycles.

19 • 20



Fig. c Expansion for longer sequences. The first sequencer locks up after \overline{O}_9 goes LOW because of the feedback to CE. Simultaneously, \overline{SR} of the second sequencer is released and it starts counting on the next clock. When \overline{O}_9 of the second sequencer goes LOW, the feedback to \overline{MR} causes \overline{O}_9 of the first sequencer to go HIGH, which then makes \overline{SR} of the second sequencer go HIGH. On the next clock the second sequencer goes to the \overline{O}_0 state, releasing \overline{MR} of the first sequencer, making its \overline{O}_0 go LOW. On the next clock the first sequencer starts its counting sequence again.

SYMBOL	PARAMETER	9:	319	9:	320	UNITS	CONDITIONS
		Min	Max	Min	Max	on i o	
Vон	Output HIGH Voltage			2.4		v	l _{OH} = -120 μA
los	Output Short Circuit Current			-1.3	-3 .7	mA	V _{CC} = Max, V _{OUT} =
lcc	Power Supply Current		60		60	mA	V _{CC} = Max
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A =	+25° C	(See 8 319	Section 9:	n 3 for 320	waveforms a	and load configurations
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A =	+25°C 9: C _L =	(See 5 319 15 pF	Section 9: CL =	13 for 320 15 pF	waveforms a	CONDITIONS
AC CHAR	ACTERISTICS: V _{CC} = +5.0 V, T _A =	+25°C 9: C _L =	(See 8 319 15 pF Max	Section 9: CL = RL = Min	n 3 for 320 15 pF 400 Ω Max	UNITS	CONDITIONS
AC CHAR/ SYMBOL	ACTERISTICS: V _{CC} = +5.0 V, T _A = PARAMETER Maximum Count Frequency	+25° C 9: C _L = Min 35	(See S 319 15 pF Max	Section 9 $C_L =$ $R_L =$ Min 35	n 3 for 320 15 pF 400 Ω Max	waveforms a	CONDITIONS
AC CHAR/ SYMBOL fmax tPLH tPHL	ACTERISTICS: V _{CC} = +5.0 V, T _A = PARAMETER Maximum Count Frequency Propagation Delay CP to O _n	= +25° C 9: C _L = Min 35	(See S 319 15 pF Max 40 30	Section 9: C _L = R _L = Min 35	13 for 320 15 pF 400 Ω Max 40 30	waveforms a UNITS MHz ns	Figs. 3-1, 3-8

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	9:	319	9:	320	UNITS	CONDITIONS		
		Min	Max	Min	Max				
ts (H) ts (L)	Setup Time HIGH or LOW	10 10		10 10		ns	Fig. 3-6		
t _h (H) t _h (L)	Hold Time HIGH or LOW	5.0 5.0		5.0 5.0		ns			
tw	CP Pulse Width	15		15	_	ns	Fig. 3-16		
t _w (L)	MR or SR Pulse Width LOW	9.0		9.0		ns	Fig. 3-16		
trec	Recovery Time MR to CP	35		35		ns	Fig. 3-16		