## 9305 <br> VARIABLE MODULUS COUNTER

DESCRIPTION - The '05 is a monolithic, high speed, variable modulus counter circuit. It is a semisynchronous counter which can be programmed without extra logic to provide division or counting by either 2 and 4, 5, 6, 7, 8 or $10,12,14,16$. A binary count sequence can be obtained for all of the preceding counter modulos as well as $50 \%$ duty cycle output for dividers of 8,10 , 12, 14, 16. The device also features asynchronous overriding Master Reset and Set inputs and the negation output of the final flip-flop output which allows the cascading of stages.

- VARIOUS BINARY COUNTING MODES MODULO 2 AND MODULO 5, 6, 7, 8 MODULO 10 (8421 BCD) 12, 14, 16
- VARIOUS DIVISION MODES WITH 50\% DUTY CYCLE OUTPUT MODULO 8, 10, 12, 14, 16
- LOGIC SELECTION OF COUNTING MODE
- ASYNCHRONOUS MASTER RESET ANS SET INPUTS
- MULTISTAGE COUNTING OPERATION

ORDERING CODE: See Section 9

| PKGS | PIN | COMMERCIAL GRADE | MILITARY GRADE | PKG |
| :--- | :---: | :--- | :--- | :---: |
|  | OUT | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 5 \%$, <br> $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\mathrm{VCC}=+5.0 \mathrm{~V} \pm 10 \%$ <br> $\mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
|  | A | 9305 PC |  | 9 A |
| Ceramic <br> DIP (D) | A | 9305 DC | 9305 DM | 6 A |
| Flatpak <br> (F) | A | 9305 FC | 9305 FM | 3 B |



Vcc $=\operatorname{Pin} 14$
GND $=\operatorname{Pin} 7$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | 93XX (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: |
| So, $\mathrm{S}_{1}$ | Select Inputs | 1.0/1.0 |
| CPo | First Stage Clock Pulse Input (Active Rising Edge) | 1.0/1.0 |
| $\mathrm{CP}_{1}$ | Three Stage Clock Pulse Input (Active Rising Edge) | 1.0/1.0 |
| MS | Master Set Input (Active LOW) | 1.0/1.0 |
| $\overline{M R}$ | Master Reset Input (Active LOW) | 1.0/1.0 |
| Q0 | First Stage Output | 16/8.0 |
| $\overline{\mathrm{Q}}_{0}$ | Complementary First Stage Output | 16/8.0 |
| $\mathrm{Q}_{1}-\mathrm{Q}_{3}$ | Three Stage Counter Outputs | 16/8.0 |
| $\mathrm{Q}_{3}$ | Complementary Last Stage Output | 20/10 |

FUNCTIONAL DESCRIPTION - The '05 consists of four master/slave flip-flops which are separated into two functional units - a single toggle stage and a three stage synchronous counter. All four flip-flips change state on the LOW-to-HIGH transition of the clock. The three stage counter can be programmed with external connections to provide moduli of either $5,6,7$ or 8 . This basic configuration allows synchronous binary counting by the last three stages and independent modulo 2 operation with the first single stage.

A four stage binary counter with a modulo of $10,12,14$ or 16 is obtained by applying the incoming clock to the single toggle stage and feeding its negation output to the clock input of the three stage counter. A 4-stage divider with $50 \%$ duty cycle output is produced by feeding the incoming clock to the three stage counter and clocking the single stage with the $\bar{Q}_{3}$ output. In either the binary or $50 \%$ division mode the modulo $(10,12,14,16)$ is determined by the external programming connections for the three stage counter. These 4-stage counters or dividers are not fully synchronous (semisynchronous) but have only one flip-flop ripple delay in either configuration. Counter moduli other than 10, 12, 14, 16 can be formed with a few extra gates.

Several ' 05 variable modulus counters programmed in any modulo can be connected together without extra logic to form asynchronous (ripple) type multistage counters. This is done by connecting the $\bar{Q}_{3}$ output of the less significant counter to the clock input of the following counter.

The Master Set and Reset will asynchronously set or reset all four stages when activated. The active LOW Reset input when LOW will clear the counter, overriding the clock and forcing the outputs $Q_{0}-Q_{3}$ LOW and outputs $\bar{Q}_{0}, \bar{Q}_{3} H I G H$. The active LOW Set input when LOW will preset the counter, overriding the clock and forcing the outputs $Q_{0}-Q_{3}$ HIGH and outputs $\bar{Q}_{0}, \bar{Q}_{3}$ LOW. The master set provides a synchronous clear, since the first clock pulse following the asynchronous master set will reset all stages. This action is independent of the molulo programmed.

LOGIC DIAGRAM


## COUNTING MODE

The following are rules specifying the external connections required for various counter and divider modulos.

ASYNCHRONOUS MODE

| INPUTS | OUTPUTS |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\overline{M S}$ | $\overline{M R}$ | $Q_{0}$ | $\bar{Q}_{0}$ | $Q_{1}$ | $\bar{Q}_{2}$ | $Q_{3}$ | $\bar{Q}_{3}$ |
| $L$ | $H$ | $H$ | $L$ | $H$ | $H$ | $H$ | $L$ |
| $H$ | $L$ | $L$ | $H$ | $L$ | $L$ | $L$ | $H$ |
| $H$ | $H$ | COUNT* |  |  |  |  |  |

> - As determined by programming connections.
> $H=$ HIGH Voltage Level
> $L=$ LOW Voltage Level

PROGRAMMING CONNECTIONS FOR LAST THREE STAGES

| $S_{0}$ | $S_{1}$ | MODULO |
| :--- | :--- | :---: |
| $N C \quad N C$ | 5 |  |
| $Q_{1}$ | $N C$ | 6 |
| $N C$ | $Q_{1}$ | 6 |
| $Q_{2}$ | $N C$ | 7 |
| $N C$ | $Q_{2}$ | 7 |
| $Q_{1}$ | $Q_{2}$ | 8 |
| $Q_{2}$ | $Q_{1}$ | 8 |

NC $=$ Not Connected

## ALTERNATE PROGRAMMING CONNECTIONS

 FOR LAST THREE STAGES**| MODULO | INPUTS |  | OUTPUT | AVAILABLE <br> OUTPUT <br> FAN-OUT |
| :---: | :---: | :---: | :---: | :---: |
| 5 | $\mathrm{~S}_{0}$ | $\mathrm{~S}_{1}$ |  | $\mathrm{Q}_{3}$ |
| $\mathrm{Q}_{3}$ | $\mathrm{Q}_{3}$ | $14 / 8.0$ |  |  |
| 6 | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{1}$ | $14 / 7.0$ |
| 7 | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{2}$ | $14 / 7.0$ |
| 8 | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{2}$ | $15 / 7.0$ |
| 8 | $\mathrm{Q}_{2}$ | $\mathrm{Q}_{1}$ | $\mathrm{Q}_{1}$ | $15 / 7.0$ |

[^0]DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER | 93XX |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| Isc | Output Short Circuit Current | -20 | -70 | mA | VCc $=$ Max, Vout $=0 \mathrm{~V}$ |
| Icc | Power Supply Current |  | 66 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC CHARACTERISTICS: $\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ |  |  |  |
|  |  | Min | Max |  |  |
| $f_{\text {max }}$ | Maximum Count Frequency | 23 |  | MHz | Modulo 16 ( $\mathrm{S}_{0}$ to $\mathrm{Q}_{1}, \mathrm{~S}_{1}$ to $\mathrm{Q}_{2}$, $\mathrm{Q}_{0}$ to $\mathrm{CP}_{1}$, Input to $\mathrm{CP}_{0}$ ) Figs. 3-1, 3-8 |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $C P_{0}$ to $\mathrm{Q}_{3}$ (Modulo 16 Connection) |  | $\begin{aligned} & 38 \\ & 48 \end{aligned}$ | ns |  |
| $\left\lvert\, \begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHHL}} \end{aligned}\right.$ | Propagation Delay CP0 to $\bar{Q}_{0}$ |  | $\begin{aligned} & 21 \\ & 30 \end{aligned}$ | ns | Modulo-16 <br> Figs. 3-1, 3-8 |
| $\left\lvert\, \begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}\right.$ | Propagation Delay $\mathrm{CP}_{1}$ to $\overline{\mathrm{Q}}_{3}$ or $\overline{\mathrm{Q}}_{3}$ |  | $\begin{aligned} & 23 \\ & 30 \end{aligned}$ | ns | Modulo-8 <br> Figs. 3-1, 3-8 |
| tple | Propagation Delay $\overline{\mathrm{MS}}$ to $\mathrm{Q}_{1}$ |  | 26 | ns | Modulo-8 <br> Figs. 3-1, 3-16 |
| tPHL | Propagation Delay $\overline{M R}$ to $Q_{1}$ |  | 35 | ns | Modulo-8 <br> Figs. 3-1, 3-16 |

AC OPERATING REQUIREMENTS: $\mathrm{VCC}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | 93XX |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |  |
| ${ }_{\text {tw }}$ | CPo Pulse Width | 22 |  | ns | Fig. 3-8 |
| tw | $\overline{\mathrm{MR}}$ or $\overline{\mathrm{MS}}$ Pulse Width | 24 |  | ns | Fig. 3-16 |
| trec | Recovery Time $\overline{\mathrm{MS}}$ to $\mathrm{CP}_{1}$ | 25 |  | ns | Fig. 3-16 |
| trec | Recovery Time $\overline{M R}$ to $\mathrm{CP}_{1}$ | 30 |  | ns | Fig. 3-16 |


[^0]:    *-The alternate programming connections program the counter and conveniently terminate unused select inputs (NC). Since these inputs form the inputs to a single NAND gate (See logic diagram), their connection to the counter outputs for the various count modulos provides the indicated output drive.

