

FUNCTIONAL DESCRIPTION - The '04 logic block consists of two separate high speed carry dependent sum full adders. This design allows a minimum carry propagation time when the adders are used in ripple carry applications. The adders are identical except that adder 2 has provision for either active HIGH or active LOW inputs at the A and B terminals. The adders produce a LOW carry and both LOW and HIGH sum with active HIGH inputs, a HIGH carry and both HIGH and LOW sum when active LOW inputs are used. This principle of duality is shown in the diagram below, where the adders are drawn as functional blocks.

## TRUTH TABLES

ADDER 1

| INPUTS |  |  | OUTPUTS |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| $\bar{C}_{\text {I }}$ | B | A | $\overline{\text { Co }}$ |  | $\overline{\text { S }}$ |
| L | L | L | H | H | L |
| L | L | H | H | L | H |
| L | H | L | H | L | H |
| L | H | H | L | H | L |
| H | L | L | H | L | H |
| H | L | H | L | H | L |
| H | H | L | L | H | L |
| H | H | H | L | L | H |

$H=$ HIGH Voltage Level L = LOW Voltage Level

## ACtive low



## ACTIVE HIGH



ADDER 2

| INPUTS |  |  |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\bar{C}_{1}}$ | B1 | $\mathrm{A}_{1}$ | $\bar{B}_{2}$ | $\bar{A}_{2}$ | Co | S | $\bar{s}$ |
| L | L | L | L | L | H | H | L |
| L | L | L | L | H | H | L | H |
| L | L | L | H | L | H | L | H |
| L | L | L | H | H | L | H | L |
| L | L | H | L | L | H | H | L |
| L | L | H | L | H | H | H | L |
| L | L | H | H | L | H | L | H |
| L | L | H | H | H | H | L | H |
| L | H | L | L | L | H | H | L |
| L | H | L | L | H | H | L | H |
| L | H | L | H | L | H | H | L |
| L | H | L | H | H | H | L | H |
| L | H | H | L | L | H | H | L |
| L | H | H | L | H | H | H | L |
| L | H | H | H | L | H | H | L |
| L | H | H | H | H | H | H | L |
| H | L | L | L | L | H | L | H |
| H | L | L | L | H | L | H | L |
| H | L | L | H | L | L | H | L |
| H | L | L | H | H | L | L | H |
| H | L | H | L | L | H | L | H |
| H | L | H | L | H | H | L | H |
| H | L | H | H | L | L | H | L |
| H | L | H | H | H | L | H | L |
| H | H | L | L | L | H |  | H |
| H | H | L | L | H |  | H | L |
| H | H | L | H | L | H | L | H |
| H | H | L | H | H | L | H | L |
| H | H | H | L | L | H | L | H |
| H | H | H | L | H | H | L | H |
| H | H | H | H | L | H | L | H |
| H | H | H | H | H | H | L | H |

## LOGIC DIAGRAM



ADDER 2


DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER |  | 93XX |  | UNITS |
| :--- | :--- | ---: | ---: | :---: | :--- |
|  |  | Min | CONDITIONS |  |  |
| Isc | Output Short Circuit Current | -20 |  | mA | Vcc $=$ Max, Vout $=0 \mathrm{~V}$ |
| Icc | Power Supply Current |  | 55 | mA | Vcc $=$ Max, Pins $13 \& 14=0 \mathrm{~V}$ |

AC CHARACTERISTICS: $\mathrm{V}_{\mathrm{C}} \mathrm{C}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load configurations)

| SYMBOL | PARAMETER |  |  | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ |  |  |  |
|  |  | Min | Max |  |  |
| $\begin{array}{\|l} \overline{\text { tPLH }} \\ \text { tPHL } \end{array}$ | Propagation Delay $A_{n}$ to $\bar{S}$ |  | $\begin{aligned} & 36 \\ & 35 \end{aligned}$ | ns | Figs. 3-1, 3-20 |
| $\left\lvert\, \begin{aligned} & \text { tPLH } \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}\right.$ | Propagation Delay CI to Co |  | $\begin{aligned} & 13 \\ & 13 \end{aligned}$ | ns | Figs. 3-1, 3-4 |

