

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	93XX (U.L.) HIGH/LOW	
Full Adder 1			
А, В	Operand Inputs	4.0/4.0	
Cı	Carry Input	4.0/4.0	
S	Sum Output	20/10	
ŝ	Complementary Sum Output	20/10	
Ĉο	Carry Output (Active LOW)	14/7.0	
Full Adder 2			
A1, B1	OR Operand Inputs (Active HIGH)	1.0/1.0	
A2, B2	OR Operand Inputs (Active LOW)	4.0/4.0	
Ĉ,	Carry Input (Active LOW)	4.0/4.0	
S	Sum Output	20/10	
ŝ	Complementary Sum Output	20/10	
Co	Carry Output (Active HIGH)	14/7.0	

FUNCTIONAL DESCRIPTION — The '04 logic block consists of two separate high speed carry dependent sum full adders. This design allows a minimum carry propagation time when the adders are used in ripple carry applications. The adders are identical except that adder 2 has provision for either active HIGH or active LOW inputs at the A and B terminals. The adders produce a LOW carry and both LOW and HIGH sum with active HIGH inputs, a HIGH carry and both HIGH and LOW sum when active LOW inputs are used. This principle of duality is shown in the diagram below, where the adders are drawn as functional blocks.

TRUTH TABLES

ADDER 1

INPUTS			OUTPUTS			
Ĉ	В	Α	Co	ŝ	S	
L L L	L L H H	L H L H	HHHL	H L L H	L H H L	
нттт	L L H H	L H L H	H L L	L H H L	H L H	

H = HIGH Voltage Level L = LOW Voltage Level



ACTIVE HIGH



	INPUTS					OUTPUTS		
Ĉ	B1	A ₁	B ₂	Ā2	Co	S	ŝ	
	L L L	L L L	L L H H	L H L H	HHHL	H L L H	L H H L	
	L L L	н н н н	L L H H	L H L H	н н н н н н	H H L L	L L H H	
	H H H H	L L L	L L H H	L H L H	нттт	H L H L	L H L	
	ннн	H H H H	L L H H	L H L H	нттт	H H H	L L L	
нннн	L L L	L L L	L L H H	LHLH	HLLL	L H H	H L H	
H H H H H		н н н н	L H H	L H L H	H H L L	L H H	H H L	
нннн	H H H H	L L L	L H H	L H L H	H L H L	L H L H	H L H L	
нннн	H H H H H H H	н н н н	L L H H	L H L	нннн		н н н н	

ADDER 2

