DESIGN FEATURES

- Intelligent bidirectional bus repeater with self-generating or external control
- Eight independent channels
- Open-collector outputs (meets DEC UNIBUS* specifications)
- TTL compatible
- High speed (30-nanoseconds max)
- · Expandable to any number of bits
- High input impedance for every operating value of V_{CC}
- Low input current (less than 100-microamperes); high output current (up to 70-milliamperes)
- 0.6 in. 24 pin DIP
- + 5V supply

USE AND APPLICATION

- Minicomputers
- Microcomputers MOS/Bipolar
- Communications
- Signal buffer
- · Bus fan-out extensions
- Distributed processing
- Bidirectional bus connector/isolator

PRODUCT DESCRIPTION

The Signetics 8X41 Autodirectional Bus Transceiver is a general purpose asynchronous device ideal for system bus expansion applications. The 8X41 consists of eight data channels, each with one pair of terminals (A₁ and B₂); each data channel can be operated independently.

The device requires no external controls since all intelligence is internally generated; thus, operation of the device is completely autonomous. The first logic low signal that occurs on one channel terminal $(A_i \text{ or } B_i)$ will be repeated on the corresponding terminal $(B_i \text{ or } A_i)$ of the same channel.


The 8X41 is designed for use in open-collector bus systems where high speed and low-current inputs/high-current outputs are required. In system configurations, the discrete capabilities of the bus transceiver can be expanded by parallel connection to service any number of bits. To provide reliable operation and integrity of data transfers, all channels are disabled by an on-chip power monitor whenever V_{CC} falls below approximately 4V.

FUNCTIONAL OPERATION


The 8X41 (Figure 1) consists of eight functionally independent yet logically identical channels. Each channel consists of two bus terminals (A, and B); each terminal is internally connected to an open-collector driver and a high-impedance receiver. The monitoring state of each channel is defined when both terminals (A, and B) are "high"; in this state, the internal logic of the 8X41 continually examines the A and B bus signals to determine signal direction—A, to B, or B, to A,. A low signal occurring at either of the two terminals causes the open-collector driver on the opposite terminal to follow suit; hence, the signal is repeated by the 8X41. For each channel, latches L1 and L2 determine signal direction. As shown in the truth table for these latches, there is no transmission of data when both signals are low, however, this condition should never occur during normal system operation.

The internal automatic direction control can be overridden by either or both of the common disable inputs— \overline{DBA} and \overline{DAB} . When \overline{DBA} is driven low ($\overline{DAB} = high$), the B₁ to A₁ path is interrupted and the device becomes a unidirectional repeater in the A₁ to B₁ direction only. With these conditions reversed ($\overline{DAB} = low$ and $\overline{DBA} = high$), the A₁ to B₁ path is interrupted and the chip functions as a unidirectional repeater in the B₁ to A₁ direction. When both control signals are low, data passage is inhibited in both directions. Refer to the I/O truth table for all possible input/output conditions.

*Trademark of the Digital Equipment Corporation



Signetics



DBA	DAB	FUNCTION
0	0	Data transmission inhibited
0	1	A _i → B _i
1	0	A _i ← B _i
1	1	$\begin{array}{c} A_i - B_i \\ A_i - B_i \end{array}$

i = Channel 0, 1, 2, 3, 4, 5, 6, or 7 $A_i \rightarrow B_i$ = Data transmission from A_i to B_i $A_i \rightarrow B_i$ = Data transmission from B_i to A_i

TRUTH TABLE FOR INTERNAL LATCHES

LATCHES		DIRECTION OF DATA			
L1	L2				
1	1	Monitoring state			
1	0	A _i to B _i			
0	1	B _i to A _i			
0	0	No transmission			

Figure 1. Logic Diagram of 8X41

INPUT/OUTPUT TRUTH TABLE

EXTERNAL CONTROLS		INPUT SIGNALS		OUTPUT DRI		
DAB	DBA	Aj	Bj	ADi	BDi	
н	н	L	L	н	н	
н Н	Н	н Н	L	L	L H	
н	Н	н	н	н	н	
н	L	Ĺ	Ĥ	н	Ĺ	
н Н		н	L H	н	н Н	
L	н	L		L	н	Notes
L	н	н Н	Ľ) H	A _I = External signal AD _I = Output A drive
L	H L	H X	H X	H H	H H	B ₁ = External signal BD ₁ = Output B drive X = Don't care


8X41

Signetics

PARAMETER	DESCRIPTION	TEST CONDITIONS	LIMITS			UNITS	
			Min	Тур	Max		
VOL	Bus output low voltage (driver ON)	I _{OL} = 70 mA; V _{CC} = Min			0.5	v	
*۷ _B	Bus input threshold voltage (driver OFF)		1.3		1.7	v	FROM OU UNDER T
VIH (DBA, DAB only)	High level input voltage		2.0			v	
VIL (DBA, DAB only)	Low level input voltage				0.8	v	
VIC	Input clamp voltage	$V_{CC} = Min;$ $I_{IL} = -18mA$			-1.5	v	Note [.] C _L includ
VPD	Power ON/OFF detector threshold voltage		3.7		4.35	v	
IIH (DBA, DAB only)	High level input current	$V_{CC} = Max;$ $V_{IN} = 2.7V$			20	μA	
IIL (DBA, DAB only)	Low level input current	$V_{CC} = Max;$ $V_{IN} = 0.4V$			-0.4	mA	
μ	Bus input current	V _{CC} = Max; V _B = 2.5V*			100		
	(driver OFF)	V _{CC} = Max; V _B = 0V*			-20	μ Α	
IOFF	Bus leakage current (power OFF)	V _{CC} = 0V; V _B = 2.5V*			100	μΑ	
lcc	Supply current	$V_{CC} = Max;$ $A_0-A_7 = Low \text{ or}$ $B_0-B_7 = Low \text{ and}$ $\overline{DBA} = \overline{DAB} = High$		145	180	mA	*V _B = V _{BUS}

DC CHARACTERISTICS $V_{CC} = 5V (\pm 5\%); T_A = 0^{\circ}C \text{ to } 70^{\circ}C$

LOAD CIRCUIT FOR OUTPUTS




AC CHARACTERISTICS $V_{CC} = 5V (\pm 5\%); T_A = 0^{\circ}C \text{ to } 70^{\circ}C$

PARAMETER	DESCRIPTION	FROM	то	TEST CONDITIONS	LIMITS			UNITS
					Min	Тур	Max	1
^t PLL	Propagation delay	Low A _i Low B _i	Low BD _i Low AD _i	DBA = DAB = High			30	ns
[†] РНН	Propagation delay	High A _i High B _i	High BD _i High AD _i	DBA = DAB = High			30	ns
Propagation data	Propagation delay	High A _i	High BD _i	DBA = Low; DAB = High			25	ns
Unn	tDHH Propagation delay	High B _i	High AD _i	DAB = Low; DBA = High			25	ns
tDLL	Propagation delay	Low Ai	Low BDi	DBA = Low; DAB = High			25	ns
	Low Bi	Low ADi	DAB = Low; DBA = High			25	ns	
†DEH	Propagation delay	Low DBA	High AD;	DAB = Low; Bi = Low			30	ns
†DEL	Propagation delay	High DBA	Low ADi	$\overline{DAB} = Low; B_1 = Low$			30	ns
tDEH	Propagation delay	Low DAB	High BD _i	DBA = Low; A ₁ = Low			30	ns
TDEL	Propagation delay	High DAB	Low BDi	DBA = Low; A _i = Low			30	ns
tr	Recovery time (see timing diagram)	-	-	DBA = DAB = High		20		ns


Notes A₁ = External signal AD₁ = Output A driver B₁ = External signal BD₁ = Output B driver

8X41 TIMING DIAGRAM



Signetics

USING THE 8X41 IN A BUS-SHARED CONFIGURATION



INTERFACING 8X41 TO IEEE 488 BUS

