
### **FEATURES**

- Two bidirectional 8-bit busses
- Independent bus operation
- (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- Three-state TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305 (or 8X300)
   MicroControllers
- Single +5V supply
- 0.4 inch 24-pin DIP

### PRODUCT DESCRIPTION

The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-

### 8X371 PACKAGE and PIN DESIGNATIONS



compatible busses. Typically, the 8X371 is used with the 8X305 MicroController and its associated Interface Vector (IV) bus: however, it can also be used with the 8X300 MicroController or an equivalent microprocessor. The 8X371 is functionally the same and pin-for-pin compatible with the older 8T31/8X31 but features improved performance and increased drive current. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches-bits 0 through 7. The latches are accessed from either of two 8-bit busses—the MicroController (IV bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time; in such situations, the user bus always has priority. A Master Enable (ME) input is available for additional control over the  $\overline{\text{IV}}$  bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.




Figure 1. Logic Diagram for 8X371 I/O Port

### **FUNCTIONAL OPERATION**

#### **UD Bus Control**

As shown in Table 1, the User Data (UD) bus interface is controlled by the  $\overline{UIC}$  and  $\overline{UOC}$  inputs. Data input to the UD bus is synchronous with MCLK, that is, with  $\overline{UIC}$  low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when  $\overline{UOC}$  is low and  $\overline{UIC}$  is high.

Table 1. INPUT/OUTPUT CONTROL OF UD BUS

UIC	UOC	MCLK	FUNCTION OF UD BUS
Н	L	Х	Output data
L	X	Ξ	Input data
L	Х	L	Inactive
Н	Н	X	Inactive

X = don't care

### **IV** Bus Control

Input/output control of the  $\overline{\text{IV}}$  bus is shown in Table 2; this bus is controlled by  $\overline{\text{RC}}$ , WC,  $\overline{\text{ME}}$ , and MCLK. The  $\overline{\text{IV}}$  bus is enabled for output (MicroController read operation) when ME, RC, and WC are all low. Data is written into the data latches from the  $\overline{\text{IV}}$  bus when  $\overline{\text{ME}}$  is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the  $\overline{\text{IV}}$  bus are inhibited when  $\overline{\text{UIC}}$  is low; under all other conditions, the  $\overline{\text{IV}}$  and UD busses operate independently. The MicroController Left Bank  $\overline{\text{(LB)}}$  and Right Bank  $\overline{\text{(RB)}}$ 

Table 2. INPUT/OUTPUT CONTROL OF IV BUS

ME	RC	wc	MCLK	UIC	FUNCTION OF IV BUS
L	L	L	X	Х	Output Data
L	X	Н	Н	Н	Input Data
L	Н	L	Х	X	Inactive
L	Х	Н	Х	L	Inactive
L	Х	Н	L	Н	Inactive
Н	Х	X	X	Х	Inactive

outputs can control the  $\overline{\text{ME}}$  inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts—8X372, 8X376, 8X382, etc.) are to be connected to the same bank ( $\overline{\text{LB}}$  or  $\overline{\text{RB}}$ ) of the MicroController, selection of each 8X371 must be accomplished with external control logic to avoid bus conflicts.

### **Bus Logic Levels**

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note. A logic "1" in MicroController software corresponds to a high level on the UD bus even though the IV bus is inverted.) The 8X382 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

### DC ELECTRICAL CHARACTERISTICS

COMMERCIAL 475V  $\leq$  V<sub>CC</sub>  $\leq$  525V, 0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C MILITARY. 45V  $\leq$  V<sub>CC</sub>  $\leq$  55V, -55°C  $\leq$  T<sub>C</sub>  $\leq$  125°C

### ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Power supply voltage	+7	Vdc
VIN	Input voltage	+5 5	Vdc
TSTG	Storage temperature range	-65 to +150	°C

	DADAMETED	TEST COMPLETIONS	LIMIT	LIMITS (COMMERCIAL)			LIMITS (MILITARY)		
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
Vcc	Supply Voltage		4 75	5	5 25	45	5	5 5	V
ViH	High Level Input Voltage		20			20			٧
VIL	Low Level Input Voltage				0.8			0.8	V
V <sub>C</sub> L	Input Clamp Voltage	V <sub>CC</sub> =Min, I <sub>I</sub> =-10mA			-15			-1.5	٧
I <sub>tH</sub>	High Level Input Current <sup>1</sup>	V <sub>CC</sub> =Max, V <sub>IH</sub> =2 7V		5	100		5	100	μА
I <sub>IL</sub>	Low Level Input Current <sup>1</sup>	V <sub>CC</sub> =Max, V <sub>IL</sub> <05V		-350	-550		-350	-550	μА
VoL	Low Level Output Voltage IV Bus (IV0-IV7) User Bus (UD4-UD7)	V <sub>CC</sub> =Min, I <sub>OL</sub> = 16mA			0 55			0 55	V
		V <sub>CC</sub> =Min, I <sub>OL</sub> =24mA			0 55			0 55	٧
Vон	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -3.2mA	2 4			24			٧
los	Short Circuit Output Current <sup>3</sup> IV Bus (IVO-IV7)	V <sub>CC</sub> = Max	-20			-20			mA
	UD Bus (UD4-UD7)	V <sub>CC</sub> = Max	-10			-10			mA
Icc	Supply Current	V <sub>CC</sub> =Max, ME=UOC=V <sub>CC</sub>		90	150		90	150	mA

#### Notes

- 1 The input current includes the Three-state leakage current of the output driver on the data lines
- 2 Only one output may be shorted at a time

### **AC ELECTRICAL CHARACTERISTICS (Cont!d)**

COMMERCIAL:  $4.75 \le V_{CC} \le 5.25V$ ,  $0^{\circ}C \le T_{A} \le 70^{\circ}C$  MILITARY:  $4.5V \le V_{CC} \le 5.5V$ ,  $-55^{\circ}C \le T_{C} \le 125^{\circ}C$ 

LOADING. See TEST LOADING CIRCUITS

	PARAMETER		ENCES	TEST CONDITIONS	LIMITS (Commercial)			LIMITS (Military)			UNIT
raname i en		FROM	ом то	1E31 CONDITIONS	Min	Тур	Max	Min	Тур	Max	ONI
Pulse Widths:											
t <sub>W1</sub>	Clock High	†MCLK	₽MCLK		35			35			ns
t <sub>W2</sub>	User Input Control	↓ŪĪČ	tUIC	MCLK = High	35	L		35			ns
Propaga t <sub>PD1</sub>	ation Delays: UD Propagation Delay	UD	Ī∇	MCLK = High RC = WC = ME = UCI = Low	 		30			30	ns
t <sub>PD2</sub>	UD Clock Delay	tMCLK	ī⊽	UD = Stable; RC = WC = ME = UIC = Low			50			50	ns
t <sub>PD3</sub>	UD Input Delay	↓ŪĪC	ĪV	UD = Stable; MCLK = High RC = WC = ME = Low			50			50	ns
t <sub>PD4</sub>	IV Data Propagation Delay	ĪV	UD	MCLK = WC = UIC = High; ME = UOC = RC = Low			45			45	ns
t <sub>PD5</sub>	IV Data Clock Delay	†MCLK	UD	$\frac{WC = \overline{UIC} = High; \ \overline{IV} = Stable}{\overline{ME} = \overline{UOC} = \overline{RC} = Low}$			55			55	ns
Output	Enable Timing:										
t <sub>OE1</sub>	UD Output Enable	₹UOC	UD	UIC = High	L		30			30	ns
t <sub>OE2</sub>	UD Input Recovey	tŪĪC	UD	UOC = Low			30			30	ns
t <sub>OE3</sub>	IV Data Master Enable	↓ME	ī⊽	WC = RC = Low			22			25	ns
t <sub>OE4</sub>	Ⅳ Data Read Enable	↓RC	ı⊽	WC = ME = Low			25			25	ns
t <sub>OE5</sub>	IV Data Write Recovery	↓wc	i⊽	RC = ME = Low			25			25	ns
Output	Disable Timing:										
t <sub>OD1</sub>	UD Output Disable	tŪŌĊ	UD	UIC = High			25			25	ns
t <sub>OD2</sub>	UD Input Override	↑ŪIC	UD	UOC = Low			30			30	ns
t <sub>OD3</sub> 1	IV Data Master Disable	↑ME	Ī∇	WC = RC = Low			20			20	ns
t <sub>OD4</sub> 1	IV Data Read Disable	↑RC	i⊽	WC = ME = Low			20			20	ns
t <sub>OD5</sub>	IV Data Write Override	tWC	i⊽	RC = ME = Low			20			20	ns
Setup 1											
t <sub>S1</sub>	UD Clock Setup Time	UD	₩CLK	ŪIC = Low	15			15			ns
t <sub>S2</sub>	UD Setup Time	UD	tUIC	MCLK = High	15			15			ns
t <sub>S3</sub>	User Input Control Setup Time	† <u>UIC</u>	₽MCLK		25			25			ns
t <sub>S4</sub>	IV Data Setup Time	i⊽	₽MCLK	WC = UIC = High; ME = Low	35			35			ns
t <sub>S5</sub> 2	IV Master Enable Setup Time	↓ME	∮MCLK	WC = UIC = High	30			30			ns
t <sub>S6</sub>	IV Write Control Setup Time	twc	↓MCLK	ME = Low; UIC = High	30			30			ns

### AC ELECTRICAL CHARACTERISTICS (Cont'd)

PARAMETER		REFERENCES		TEST CONDITIONS	LIMITS (Commercial)			LIMITS (Military)			UNIT
	FANAMEIEN		то	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNIT
Hold Times: t <sub>H1</sub> UD Clock		↓MCLK	UD	ŪĪC = Low	15			15			ns
t <sub>H2</sub>	Hold Time UD Control				+						
t <sub>H3</sub>	Hold Time User Input Control	tŪIC	UD	MCLK = High	15	ļ		15			ns
	Hold Time	↓MCLK	tUIC		0		<u> </u>	0	ļ		ns
t <sub>H4</sub>	Ⅳ Data Hold Time	∮MCLK	Ĭ∇	WC = UIC = High; ME = Low	5			5			ns
t <sub>H5</sub> 2	Ⅳ Master Enable Hold Time	∮MCLK	†ME	WE = UIC = High	0			0			ns
t <sub>H6</sub>	Write Control Hold Time	∮MCLK	₩C	ME = Low; = UIC = High	0			0			ns

### Notes

<sup>1</sup> These parameters are measured with a capacitive loading of 50 pf and represent the output driver turn-off time

<sup>2.</sup> If ME is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port





Figure 2. Timing Diagram

### **TEST LOADING CIRCUITS**



### **APPLICATIONS**

In some applications, performance of a MicroController system can be enhanced by using the 8X371 I/O Port instead of an addressable 8X372 port. Using a technique referred to as Extended Microcode or Fast  $\overline{\text{IV}}$  Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the 8X371.

This technique is often used in bit slice microprocessor designs and involves widening the program memory beyond the normal 16-bit requirement of the MicroController. The extra bits are used as enable signals for the 8X371 ports. Thus, the 8X371 is enabled during the instruction cycle in

which it is required for input/output operations. Since the software overhead of separate address select cycles is eliminated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit positions (D<sub>16</sub> and D<sub>17</sub>), permitting any one of four 8X371 ports to be enabled during those instructions that perform input/output operations. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the  $\overline{LB}$  output of the 8X305; thus, all four I/O ports are placed on the Left Bank of the  $\overline{IV}$  bus.

### I/O PORT SELECTION USING EXTENDED MICROCODE

