

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8X371


FEATURES

- Two bidirectional 8-bit busses
- Independent bus operation (user-bus priority for data entry)
- User data input synchronous with respect to MCLK
- Three-state TTL outputs with high-drive capabilities
- Power-up to predetermined logic state
- Directly compatible with 8X305 (or 8X300) MicroControllers
- Single +5V supply
- 0.4 inch 24-pin DIP

PRODUCT DESCRIPTION

The 8X371 I/O Port is a bidirectional device designed for use as an interface element in systems that use TTL-

8X371 PACKAGE and PIN DESIGNATIONS



compatible busses. Typically, the 8X371 is used with the 8X305 MicroController and its associated Interface Vector (IV) bus; however, it can also be used with the 8X300 MicroController or an equivalent microprocessor. The 8X371 is functionally the same and pin-for-pin compatible with the older 8T31/8X31 but features improved performance and increased drive current. As shown in the logic diagram of Figure 1, the 8X371 consists of eight identical data latches—bits 0 through 7. The latches are accessed from either of two 8-bit busses—the MicroController (IV bus) and the user data (UD bus). Separate controls are provided for each bus and both busses operate independently, except when both attempt to input data at the same time; in such situations, the user bus always has priority. A Master Enable (ME) input is available for additional control over the IV bus. The data latches are transparent, in that, while either bus is enabled for input, all input-data transitions are propagated to the other bus, if enabled for output.




Figure 1. Logic Diagram for 8X371 I/O Port

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8X371

FUNCTIONAL OPERATION

UD Bus Control

As shown in Table 1, the User Data (UD) bus interface is controlled by the \overline{UTC} and \overline{UOC} inputs. Data input to the UD bus is synchronous with MCLK, that is, with \overline{UTC} low, information is written into the data latches only when MCLK is high. Output drivers on the UD bus are enabled when \overline{UOC} is low and \overline{UTC} is high.

Table 1. INPUT/OUTPUT CONTROL OF UD BUS

\overline{UTC}	\overline{UOC}	MCLK	FUNCTION OF UD BUS
H	L	X	Output data
L	X	H	Input data
L	X	L	Inactive
H	H	X	Inactive

X = don't care

IV Bus Control

Input/output control of the IV bus is shown in Table 2; this bus is controlled by \overline{RC} , WC, \overline{ME} , and MCLK. The IV bus is enabled for output (MicroController read operation) when \overline{ME} , \overline{RC} , and WC are all low. Data is written into the data latches from the IV bus when \overline{ME} is low and both WC and MCLK are high. To avoid data-input conflicts, inputs from the IV bus are inhibited when \overline{UTC} is low; under all other conditions, the IV and UD busses operate independently. The MicroController Left Bank (LB) and Right Bank (RB)

Table 2. INPUT/OUTPUT CONTROL OF IV BUS

\overline{ME}	\overline{RC}	WC	MCLK	\overline{UTC}	FUNCTION OF IV BUS
L	L	L	X	X	Output Data
L	X	H	H	H	Input Data
L	H	L	X	X	Inactive
L	X	H	X	L	Inactive
L	X	H	L	H	Inactive
H	X	X	X	X	Inactive

outputs can control the \overline{ME} inputs for two banks of I/O devices, thus acting as a ninth address bit. If more than one I/O Port (including the addressable parts—8X372, 8X376, 8X382, etc.) are to be connected to the same bank (LB or RB) of the MicroController, selection of each 8X371 must be accomplished with external control logic to avoid bus conflicts.

Bus Logic Levels

Data written into the I/O port from either bus will appear inverted when read from the other bus. Data written into either bus will not be inverted when read from the same bus. (Note. A logic "1" in MicroController software corresponds to a high level on the UD bus even though the IV bus is inverted.) The 8X382 wakes up in the unselected state with all data bits latched at the "logic 1" level (UD bus outputs high if enabled).

DC ELECTRICAL CHARACTERISTICS

COMMERCIAL: $4.75V \leq V_{CC} \leq 5.25V$, $0^\circ C \leq T_A \leq 70^\circ C$
 MILITARY: $4.5V \leq V_{CC} \leq 5.5V$, $-55^\circ C \leq T_C \leq 125^\circ C$

ABSOLUTE MAXIMUM RATINGS

PARAMETER		RATING	UNIT
V_{CC}	Power supply voltage	+7	Vdc
V_{IH}	Input voltage	+5.5	Vdc
T_{STG}	Storage temperature range	-65 to +150	$^\circ C$

PARAMETER	TEST CONDITIONS	LIMITS (COMMERCIAL)			LIMITS (MILITARY)			UNIT
		Min	Typ	Max	Min	Typ	Max	
V_{CC} Supply Voltage		4.75	5	5.25	4.5	5	5.5	V
V_{IH} High Level Input Voltage		2.0			2.0			V
V_{IL} Low Level Input Voltage				0.8			0.8	V
V_{CL} Input Clamp Voltage	$V_{CC} = \text{Min}$, $I_I = -10\text{mA}$			-1.5			-1.5	V
I_{IH} High Level Input Current ¹	$V_{CC} = \text{Max}$, $V_{IH} = 2.7V$		5	100		5	100	μA
I_{IL} Low Level Input Current ¹	$V_{CC} = \text{Max}$, $V_{IL} < 0.5V$		-350	-550		-350	-550	μA
V_{OL} Low Level Output Voltage IV Bus (IV0-IV7) User Bus (UD4-UD7)	$V_{CC} = \text{Min}$, $I_{OL} = 16\text{mA}$			0.55			0.55	V
	$V_{CC} = \text{Min}$, $I_{OL} = 24\text{mA}$			0.55			0.55	V
V_{OH} High Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OH} = -3.2\text{mA}$	2.4			2.4			V
I_{OS} Short Circuit Output Current ³ IV Bus (IV0-IV7) UD Bus (UD4-UD7)	$V_{CC} = \text{Max}$	-20			-20			mA
	$V_{CC} = \text{Max}$	-10			-10			mA
I_{CC} Supply Current	$V_{CC} = \text{Max}$, $\overline{ME} = \overline{UOC} = V_{CC}$		90	150		90	150	mA

Notes

- The input current includes the Three-state leakage current of the output driver on the data lines
- Only one output may be shorted at a time

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8X371

AC ELECTRICAL CHARACTERISTICS (Cont'd)

COMMERCIAL: $4.75 \leq V_{CC} \leq 5.25V$, $0^\circ C \leq T_A \leq 70^\circ C$ MILITARY: $4.5V \leq V_{CC} \leq 5.5V$, $-55^\circ C \leq T_C \leq 125^\circ C$

LOADING: See TEST LOADING CIRCUITS

PARAMETER	REFERENCES		TEST CONDITIONS	LIMITS (Commercial)			LIMITS (Military)			UNIT
	FROM	TO		Min	Typ	Max	Min	Typ	Max	
Pulse Widths:										
t_{W1} Clock High	$\uparrow MCLK$	$\downarrow MCLK$		35			35			ns
t_{W2} User Input Control	$\downarrow UIC$	$\uparrow UIC$	MCLK = High	35			35			ns
Propagation Delays:										
t_{PD1} UD Propagation Delay	UD	\overline{IV}	MCLK = High RC = WC = ME = \overline{UIC} = Low			30			30	ns
t_{PD2} UD Clock Delay	$\uparrow MCLK$	\overline{IV}	UD = Stable; RC = WC = ME = \overline{UIC} = Low			50			50	ns
t_{PD3} UD Input Delay	$\downarrow UIC$	\overline{IV}	UD = Stable; MCLK = High RC = WC = ME = Low			50			50	ns
t_{PD4} \overline{IV} Data Propagation Delay	\overline{IV}	UD	MCLK = WC = \overline{UIC} = High; ME = UOC = RC = Low			45			45	ns
t_{PD5} \overline{IV} Data Clock Delay	$\uparrow MCLK$	UD	WC = \overline{UIC} = High; \overline{IV} = Stable ME = UOC = RC = Low			55			55	ns
Output Enable Timing:										
t_{OE1} UD Output Enable	$\downarrow UOC$	UD	\overline{UIC} = High			30			30	ns
t_{OE2} UD Input Recovery	$\uparrow \overline{UIC}$	UD	\overline{UOC} = Low			30			30	ns
t_{OE3} \overline{IV} Data Master Enable	$\downarrow \overline{ME}$	\overline{IV}	WC = RC = Low			22			25	ns
t_{OE4} \overline{IV} Data Read Enable	$\downarrow RC$	\overline{IV}	WC = \overline{ME} = Low			25			25	ns
t_{OE5} \overline{IV} Data Write Recovery	$\downarrow WC$	\overline{IV}	\overline{RC} = \overline{ME} = Low			25			25	ns
Output Disable Timing:										
t_{OD1} UD Output Disable	$\uparrow \overline{UOC}$	UD	\overline{UIC} = High			25			25	ns
t_{OD2} UD Input Override	$\downarrow \overline{UIC}$	UD	\overline{UOC} = Low			30			30	ns
t_{OD3}^1 \overline{IV} Data Master Disable	$\uparrow \overline{ME}$	\overline{IV}	WC = RC = Low			20			20	ns
t_{OD4}^1 \overline{IV} Data Read Disable	$\uparrow RC$	\overline{IV}	WC = ME = Low			20			20	ns
t_{OD5} \overline{IV} Data Write Override	$\uparrow WC$	\overline{IV}	\overline{RC} = ME = Low			20			20	ns
Setup Time:										
t_{S1} UD Clock Setup Time	UD	$\downarrow MCLK$	\overline{UIC} = Low	15			15			ns
t_{S2} UD Setup Time	UD	$\uparrow UIC$	MCLK = High	15			15			ns
t_{S3} User Input Control Setup Time	$\downarrow \overline{UIC}$	$\downarrow MCLK$		25			25			ns
t_{S4} \overline{IV} Data Setup Time	\overline{IV}	$\downarrow MCLK$	WC = \overline{UIC} = High; \overline{ME} = Low	35			35			ns
t_{S5}^2 \overline{IV} Master Enable Setup Time	$\downarrow \overline{ME}$	$\downarrow MCLK$	WC = \overline{UIC} = High	30			30			ns
t_{S6} \overline{IV} Write Control Setup Time	$\uparrow WC$	$\downarrow MCLK$	\overline{ME} = Low; \overline{UIC} = High	30			30			ns

8-BIT LATCHED BIDIRECTIONAL I/O PORT**8X371****AC ELECTRICAL CHARACTERISTICS (Cont'd)**

PARAMETER	REFERENCES		TEST CONDITIONS	LIMITS (Commercial)			LIMITS (Military)			UNIT
	FROM	TO		Min	Typ	Max	Min	Typ	Max	
Hold Times: t_{H1} UD Clock Hold Time	\downarrow MCLK	UD	$\overline{UIC} = \text{Low}$	15			15			ns
t_{H2} UD Control Hold Time	$\uparrow \overline{UIC}$	UD	MCLK = High	15			15			ns
t_{H3} User Input Control Hold Time	\downarrow MCLK	\uparrow UIC		0			0			ns
t_{H4} \overline{IV} Data Hold Time	\downarrow MCLK	\overline{IV}	WC = \overline{UIC} = High; \overline{ME} = Low	5			5			ns
t_{H5}^2 \overline{IV} Master Enable Hold Time	\downarrow MCLK	$\uparrow \overline{ME}$	WE = \overline{UIC} = High	0			0			ns
t_{H6} \overline{IV} Write Control Hold Time	\downarrow MCLK	\downarrow WC	\overline{ME} = Low; \overline{UIC} = High	0			0			ns

Notes:

1 These parameters are measured with a capacitive loading of 50 pF and represent the output driver turn-off time

2. If \overline{ME} is to be high (inactive), it must be setup before the rising edge and held after the falling edge of MCLK to avoid unintended writing into or selection of the I/O port

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8X371





Figure 2. Timing Diagram

8-BIT LATCHED BIDIRECTIONAL I/O PORT**8X371****TEST LOADING CIRCUITS**

8-BIT LATCHED BIDIRECTIONAL I/O PORT

8X371

APPLICATIONS

In some applications, performance of a MicroController system can be enhanced by using the 8X371 I/O Port instead of an addressable 8X372 port. Using a technique referred to as Extended Microcode or Fast IV Select, the address select cycles which normally precede a read or write operation when using an 8X372 can be eliminated by use of the 8X371.

This technique is often used in bit slice microprocessor designs and involves widening the program memory beyond the normal 16-bit requirement of the MicroController. The extra bits are used as enable signals for the 8X371 ports. Thus, the 8X371 is enabled during the instruction cycle in

which it is required for input/output operations. Since the software overhead of separate address select cycles is eliminated, the overall system performance is improved.

As shown in the accompanying diagram, the program memory is extended by two bit positions (D_{16} and D_{17}), permitting any one of four 8X371 ports to be enabled during those instructions that perform input/output operations. Because of timing considerations, latches must be used to hold the Extended Microcode through the end of the instruction cycle. A decoder is used to obtain four enable signals from the two extra bits. The decoder outputs are ORed with the \overline{LB} output of the 8X305; thus, all four I/O ports are placed on the Left Bank of the \overline{IV} bus.

I/O PORT SELECTION USING EXTENDED MICROCODE

