

BUS INTERFACE REGISTER ARRAY

8X320

FEATURES

- 16-byte/2-port interface
- 8- or 16-bit primary port (Host) interface (User selectable)
- 8-bit secondary port interface
- Two 8-bit flag registers (handshake control)
- DMA or programmed I/O operation
- Two three-state bidirectional ports
- Secondary port is bus compatible with 8X305
- Single 5V supply
- 40-pin package

ARCHITECTURAL OVERVIEW

The Signetics 8X320 Bus Interface Register Array (Figure 1) is a dual-port RAM memory designed for use between a host processor and a peripheral processor. Specifically, the register array provides a convenient and economical interface between the 8X305 (or 8X300) Microcontroller (secondary port) and User's

Host System (primary port); the host can be almost any bus-oriented device—another processor, a minicomputer, or a main-frame computer. The host has 8-bit (byte) or 16-bit (word) access to the primary port; data can be read-from or written-into any memory location as determined by the primary-port address and control lines. The secondary port (8X305 bus) consists of eight input/output lines and four bus control lines. To implement the secondary-port interface, an 8-bit memory location is addressed during one machine cycle and, during another cycle, data is read or written under control of the secondary (8X305) processor. Both primary and secondary ports feature three-state outputs and both ports are bidirectional.

Besides the convenience and economy of a two-port memory, the array also provides simple handshake control via two 8-bit flag registers, logic to facilitate DMA transfers, and a write-protect feature for the primary port in both byte and word modes of operation.

BLOCK DIAGRAM





Figure 1. Block Diagram of 8X320 Bus Interface Register Array

BUS INTERFACE REGISTER ARRAY

8X320



ORDER NUMBERS

N8X320N, N8X320I

PIN NO.	PARAMETER		FUNCTION
1, 20	GND	Ground	Circuit ground.
2	$\overline{\text{DMAE}}$	Direct Memory Access Enable	Enables primary port to facilitate DMA transfers; does not affect secondary port.
3-18	$\text{D0}_A\text{-D7}_A / \text{D0}_B\text{-D7}_B$	Primary Data Port	Sixteen 3-state lines used for data transfers to-and-from the primary data port; most significant bit is D0_B and least significant bit is D7_A .
19	$\overline{\text{ME}}$	Master Enable	Enables secondary port when active low ($\overline{\text{ME}}$).
21	MCLK	Master Clock	When MCLK is high, and 8X320 is enabled ($\overline{\text{ME}}$ = Low), a register location may be either selected or written-into under control of SC and WC.
22	SC	Select Command	With SC high, WC low, MCLK high and $\overline{\text{ME}}$ low, data on IV0 through IV7 is interpreted as an address. If any one of the 16 register addresses ($60_B\text{-}77_B$) matches that on the I/O (IV) bus, that particular register is selected and remains selected until another address on the same bank (i.e. $\overline{\text{ME}}$ = low) is output on the I/O bus—at which time, the old register is deselected and a new register may or may not be selected.
23	WC	Write Command	With WC high, SC low, MCLK high, and $\overline{\text{ME}}$ low, the selected register stores contents of IV0-IV7 as data.
24-31	IV0-IV7	Secondary Data Port	Eight 3-state lines used to transfer data or I/O address to-and-from the secondary data port; most significant bit is IV0 and least significant bit is IV7 .
32	WS	Write Strobe	When active high, data appearing at the primary port ($\text{D0}_A\text{-D7}_A / \text{D0}_B\text{-D7}_B$) is stored in the register array if the primary port is in the write mode.
33	$\text{R}/\overline{\text{W}}$	Read/Write Control	When this signal is high, primary port is in read mode; when signal is low, primary port is in write mode.
34	$\overline{\text{PIOE}}$	Programmed I/O Enable	When active low, primary port operates in programmed input/output mode with register to be read-from or written-into selected by A0-A3.
35-38	A0-A3	Primary Port Address Select	Selects register or register-pair that primary port is to read-from or write-into. Most significant bit is A3; least significant bit is A0.
39	$\text{B}/\overline{\text{W}}$	Byte/Word	When signal is high, the primary port operates in the byte (8-bit) mode; when signal is low, the primary port operates in the word (16-bit) mode.
40	VCC	Power	+5 volts.

All barred symbols ($\overline{\text{DMAE}}$, etc.) denote signals that are asserted (or active) when low (logical 0), signals that are not barred are asserted in the high state (logical 1)

BUS INTERFACE REGISTER ARRAY

8X320

OPERATING CHARACTERISTICS

Memory Organization

Memory and address correlation for the 16-register array is shown in Figure 2. From the primary port, the sixteen 8-bit registers can be addressed in either (8-bit) or word (16-bit) format; in the word mode, the registers are addressed in pairs—0g/1g, 2g/3g, 4g/5g, . . . 14g/15g, and 16g/17g. From the secondary

port, all registers are addressed in byte format—60g through 77g. The memory consists of two 8-bit flag registers and fourteen 8-bit general-purpose registers. The flag registers facilitate information transfers between the two ports and, in addition, they protect certain registers from being written into from the primary port.




Figure 2. Memory and Address Organization for the 8X320

BUS INTERFACE REGISTER ARRAY

8X320


In either byte or word mode, the write-protect logic, implemented by bits F0 and F1 of register 60g, inhibits the primary port from writing into addresses 16g and 17g, respectively. Both write-protect bits (F0 and F1) can be read or written from the secondary port; the bits are read-only from the primary port.

As shown in Table 1, flag bits F2 through F7 of 60g and F0 through F7 of 61g are controlled by the fourteen general-purpose registers. When any one of these registers is written into by either port, the corresponding flag bit for that register is automatically set by internal logic of the 8X320. When information is read from any register, the corresponding flag bit must be reset by user software. Except for the write-protect bits, all other flag bits can be read or reset from the primary or the secondary port. Table 2 shows the relationship between bits of the flag registers and bits of the primary and secondary ports.

Table 1. CONTROL OF THE TWO FLAG REGISTERS

Flag Registers	60g (0g)	F2 F3 F4 F5 F6 F7															
	61g (1g)	F0 F1 F2 F3 F4 F5 F6 F7															
Octal Address of Controlling Byte	Primary	2 3 4 5 6 7 10 11 12 13 14 15 16 17															
	Secondary	62 63 64 65 66 67 70 71 72 73 74 75 76 77															

Table 2. RELATIONSHIP BETWEEN FLAG REGISTER BITS AND THOSE OF PRIMARY AND SECONDARY PORTS



FUNCTION AND CONTROL OF PRIMARY PORT

The primary port provides an 8-bit (byte) or 16-bit (word) interface between the 16-byte memory and the user's host system. If the host is an 8-bit system (or 16-bit system operating in Byte mode), the sixteen bidirectional I/O lines must be tied together (D0A to D0B, D1A to D1B, ... and D7A to D7B); when data is input or output on D0A through D7A, the remaining eight lines (D0B through D7B) are high-Z and vice-versa.

Other than the Byte/Word control line, specific operating characteristics of the primary port are controlled by two signals—PIOE (Programmed I/O Enable) and DMAE (Direct Memory Access Enable). When PIOE is active (low) and DMAE is inactive (high), the primary port operates in the programmed I/O mode—refer to Table 3; in this mode of operation, the register to be read-from or written-into is determined by four address lines (A0 through A3) and the Byte/Word control line—see Figure 2 and Table 4. In the DMA mode of operation, A1, A2, and A3 are not used; data is read-from or written-into preassigned registers: bytes 16g (76g) and 17g (77g) for the byte mode of operation and bytes 14g (74g)/15g (75g) and 16g (76g)/17g (77g) for the word mode of operation. In both cases, switching between bytes 16g and 17g in the byte mode and 14g/15g and 16g/17g in the word mode is controlled by A0 (the least significant address bit). Refer to Table 5.

Table 3. MODE CONTROL OF PRIMARY PORT

MODE	PIOE	DMAE
Disabled (output)	1	1
Programmed I/O	0	1
DMA	X	0

X = Don't Care

Table 4 defines programmed I/O operation of the primary port in terms of read/write functions and Byte/Word control. In the byte mode, data is read-from or written-into the even addresses (0g, 2g, 4g, 6g, 10g, 12g, 14g, and 16g) via data lines D0A through D7A; data is read-from or written-into odd addresses (1g, 3g, 5g, 7g, 11g, 13g, 15g, and 17g) via data lines D0B through D7B. When A0 is low (logical 0), even addresses are selected and when A0 is high (logical 1), odd addresses are selected; thus, A0 is the LSB of a 4-bit address. In the word mode, the state of A0 is irrelevant, since both the odd and even bytes are, simultaneously, read-from or written-into; thus, a register pair is selected by a 3-bit address, A1 being the LSB.

In the DMA mode of operation with DMAE set to 0 and other conditions satisfied, data is directly transferred to-or-from specified memory locations under control of Byte/Word, R/W, and A0. The state of the Byte/Word control line determines whether the data word is 8 bits or 16 bits. The A0 address line correlates eight of

Table 4. PRIMARY PORT OPERATING IN PROGRAMMED I/O MODE

MODE	B/W	A0	D0A-D7A (Even Addresses)	D0B-D7B (Odd Addresses)
Read	0 (Word)	X	Stored Data	Stored Data
Read	1 (Byte)	0	Stored Data	HI-Z
Read	1 (Byte)	1	HI-Z	Stored Data
Write	0 (Word)	X	Write	Write
Write	1 (Byte)	0	Write	No Change
Write	1 (Byte)	1	No Change	Write

X = Don't Care

BUS INTERFACE REGISTER ARRAY**8X320**

the sixteen data lines (D0_A–D7_A or D0_B–D7_B) with the proper byte/word location. Thus, in the word mode, the exchange of data between the memory and the primary port occurs via D0_A–D7_A for bytes 14_g and 16_g and via D0_B–D7_B for bytes 15_g and 17_g. The byte mode of operation is similar, except that the unused eight lines are three-stated.

FUNCTION AND CONTROL OF SECONDARY PORT

The secondary port provides an 8-bit interface between the sixteen memory registers and the 8X305 (or other processor). As shown in Table 6, the secondary-port interface is controlled by five input signals and a status latch. The status latch is set when SC is high (MCLK high/ $\overline{\text{ME}}$ low) and a valid memory address (60_g–77_g) is presented to the 8X320 via the secondary data port (IV0–IV7). The latch is cleared by internal logic when an invalid memory address is presented at the secondary port. In all read/write operations from the secondary port, the status latch acts like a master enable; data can be transferred only if the status latch is set.

Table 5. DMA OPERATION OF THE PRIMARY PORT

MODE	BYTE / WORD	A0	D0 _A –D7 _A	D0 _B –D7 _B
Read	0 (Word)	0	Data stored in byte 14 _g	Data stored in byte 15 _g
Read	0 (Word)	1	Data stored in byte 16 _g	Data stored in byte 17 _g
Read	1 (Byte)	0	Data stored in byte 16 _g	HI-Z
Read	1 (Byte)	1	HI-Z	Data stored in byte 17 _g
Write	0 (Word)	0	Write to byte 14 _g	Write to byte 15 _g
Write	0 (Word)	1	Write to byte 16 _g	Write to byte 17 _g
Write	1 (Byte)	0	Write to byte 16 _g	HI-Z
Write	1 (Byte)	1	HI-Z	Write to byte 17 _g

Table 6. FUNCTIONAL CONTROL OF SECONDARY PORT

ME	SC ¹	WC ¹	MCLK	R/W	STATUS LATCH	FUNCTION OF SECONDARY BUS
L	L	L	X	X	Set	Output data from 8X320 memory to 8X305
L	L	H	H	H	Set	Data from 8X305 is input and written-into a previously-selected memory location of the 8X320 (Note 2).
L	L	H	H	L	Set	With the primary port in the write mode (R/W = 0), the secondary port is overridden and cannot write to the same register addressed by the primary port; however, the register addressed by the primary port can be read and any other register can be read-from or written-into from the secondary port (Note 2).
L	H	L	H	X	X	Data transmitted to the secondary port via the $\overline{\text{IV}}$ bus is interpreted as an address; if address is within range of 60 _g –77 _g the memory status latch is subsequently set.
L	L	H	L	X	X	Inactive
L	H	L	L	X	X	Inactive
L	L	X	X	X	Not Set	Inactive
H	X	X	X	X	X	Inactive

Notes:

- The SC and WC lines should never both be high at the same time, the 8X305 processor never generates this condition
- During read or write operations, the same register can be simultaneously addressed from either port. For any write operation by both ports on the same register, the primary port has priority, other than this, the 8X320 does not indicate error conditions or resolve conflicts
- X = Don't Care.

BUS INTERFACE REGISTER ARRAY


8X320

DC CHARACTERISTICS 0°C ≤ TA ≤ 70°C; 4.75V ≤ VCC ≤ 5.25V

PARAMETER		TEST CONDITIONS ^{1, 2}	LIMITS			UNIT
			Min	Typ	Max	
VCC	Supply voltage		4.75	5	5.25	V
VIN (L)	Low level input voltage				0.80	V
VIN (H)	High level input voltage		2.0			V
VOL	Low level output voltage	VCC = 4.75V; IOL = 16mA			0.55	V
VOH	High level output voltage	VCC = 4.75V; IOH = -3mA	2.40			V
VCL	Input clamp voltage	II = -5mA			-1.00	V
ICC	Supply current	VCC = 5.25V (Both ports high-Z)			270	mA
IOS	Short circuit output current ³	VCC = 4.75V	-20		-100	mA
IIN (L)	WC, MCLK, SC, & ME	VCC = 5.25V; VIL = 0.50V			-1.0	mA
IIN (L)	B/W	VCC = 5.25V; VIL = 0.50V			-1.6	mA
IIN (L)	A0-A3	VCC = 5.25V; VIL = 0.50V			-1.0	mA
IIN (L)	DMAE	VCC = 5.25V; VIL = 0.5V			-800	μA
IIN (L)	WS, PIOE, & R/W	VCC = 5.25V; VIL = 0.5V			-400	μA
IIN (L)	IV0-IV7	VCC = 5.25V; VIL = 0.5V			-400 each line	μA
IIN (L)	D0A-D7A/D0B-D7B	VCC = 5.25V; VIL = 0.5V			-400 each line	μA
IIN (H)	WC, SC, MCLK, & ME	VCC = 5.25V; VIH = 5.25V			100	μA
IIN (H)	B/W	VCC = 5.25V; VIH = 5.25V			240	μA
IIN (H)	A0	VCC = 5.25V; VIH = 5.25V			120	μA
IIN (H)	A1-A3	VCC = 5.25V; VIH = 5.25V			60	μA
IIN (H)	DMAE	VCC = 5.25V; VIH = 5.25V			120	μA
IIN (H)	WS, PIOE, & R/W	VCC = 5.25V; VIH = 5.25V			60	μA
IIN (H)	IV0-IV7 and D0A-D7A/D0B-D7B	VCC = 5.25V; VIH = 5.25V			100	μA


- Notes
- 1 Operating temperature ranges are guaranteed after terminal equilibrium has been reached
- 2 All voltages are measured with respect to ground terminal
- 3 Short only one output at a time

TEST CIRCUIT



BUS INTERFACE REGISTER ARRAY

8X320

AC CHARACTERISTICS OF PRIMARY PORT $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}; 4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 Loading: See Test Circuit


PARAMETER	FROM	TO	LIMITS			UNIT
			Min	Typ	Max	
T_{AA} Address Access Time	A3-A0	D0A-D7A/D0B-D7B			45	ns
T_{CE} Primary port enable time	\downarrow PIOE \downarrow DMAE	D0A-D7A/D0B-D7B			30	ns
T_{CD} Primary port disable time	\uparrow PIOE \uparrow DMAE	D0A-D7A/D0B-D7B			35	ns
T_{WSA} Address setup time	A3-A0	\downarrow WS	40			ns
T_{WHA} Address hold time	\downarrow WS	A3-A0	0			ns
T_{WSD} Primary port data setup time	D0A-D7A/D0B-D7B	\downarrow WS	30			ns
T_{WHD} Primary port data hold time	\downarrow WS	D0A-D7A/D0B-D7B	0			ns
T_{WSC} Write mode control setup time	\downarrow PIOE	\downarrow WS	30			ns
	\downarrow DMAE	\downarrow WS	40			ns
	\downarrow R/W	\downarrow WS	30			ns
T_{WHC} Write mode control hold time	\downarrow WS	\downarrow PIOE	10			ns
		\downarrow DMAE	10			ns
		\downarrow R/W	10			ns
T_{WP} Write strobe pulse width			25			ns
T_{PD1}^1 Primary port data delay	D0A-D7A/D0B-D7B	$\overline{IV0}-\overline{IV7}$			75	ns
T_{PD2}^2 Primary port data delay from WS	\downarrow WS	$\overline{IV0}-\overline{IV7}$			75	ns


Notes:

1 Measurement with Write Strobe set High and the control signals of the secondary port set for output data from the same register

2 Measurement with primary port data stable and control signals of secondary port set for output data from the same register.

BUS INTERFACE REGISTER ARRAY

8X320

AC CHARACTERISTICS OF SECONDARY PORT $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 Loading: See Test Circuit


PARAMETER	FROM	TO	LIMITS			UNIT
			Min	Typ	Max	
t_w	MCLK pulse width		30			ns
T_{SD1}	Data setup time	$\overline{IV0-IV7}$	35			ns
T_{SD2}	\overline{ME} setup time	\overline{ME}	30			ns
T_{SD3}	SC setup time	SC	30			ns
T_{SD4}	WC setup time	WC	30			ns
T_{HD1}	Data hold time	\downarrow MCLK	0			ns
T_{HD2}	\overline{ME} hold time	\overline{ME}	0			ns
T_{HD3}	SC hold time	\downarrow MCLK	0			ns
T_{HD4}	WC hold time	\downarrow MCLK	0			ns
T_{PD3} (Note)	IV propagation delay	IV			45	ns
T_{OE}	Output enable	\overline{ME} , SC, or WC			30	ns
T_{OD}	Output disable	\overline{ME} , SC, or WC			20	ns

Note:

Measured with MCLK = High and control signals of the primary port set for output data from the same register