8T32/8T36

### FEATURES

- Independent port operation (user-port priority for data entry)
- User data input available as synchronous (8T32) or as asynchronous (8T36)
- User data bus available with three-state (8T32, 8T36)
- At power-up, user-port outputs are high and microprocessor-port outputs are high-z; status latch (from address compare) is also cleared at power-up
- Three-state TTL outputs for high-drive capabilities
- Directly compatible with 8X300 microcontroller
- Single + 5V supply

#### PRODUCT IDENTITY

- 8T32— Three-state, field-programmable (addresses 0-255), synchronous user port.
- 8 T 3 6 —Three-state, field-programmable (addresses 0-255), asynchronous user port

#### **PRODUCT DESCRIPTION**

8T32/8T36. Each of these I/O Bytes is an addressable and bi-directional register designed for use as an interface element in any system with TTL-compatible buses. (*Note*. Since these I/O Bytes are frequently used with the 8X300 Microcontroller and its associated Interface Vector bus, the 8T32-8T36 family of parts are commonly called IV Bytes.) Each I/O Byte contains eight identical data latches (Bits 0 through 7); the latches are accessed from either of two 8-bit ports—one port connecting to the microprocessor (8X300) and the other port connecting to the user device.

Separate controls are provided for each port and the two ports operate independently, except when both attempt to input data at the same time; in this case, the user port bus has priority.

The address of each I/O Byte is fieldprogrammable and the microprocessor port is accessed when a valid address is received; the user port is accessible at all times. A selected Byte is automatically deselected when the address of another I/O Byte is sensed on the address/data bus. A Master Enable (ME) input is available for use as a ninth address bit, allowing direct access to 512 I/O Bytes without address decoding.

A unique feature of these parts is their ability to start up in a predetermined state. If the clock is maintained at a level of less than 0.8 volts until the power supply reaches 3.5 volts, all bits of the user port will wakeup at a "logic 1" level and those of the microprocessor port will wakeup in the high-impedance state.

#### **PIN CONFIGURATION**



A stock of 8T32s and 8T36s with addresses "1" through "10" are maintained in inventory; with a longer lead time, a small quantity of address "11" through "50" are also available.

### **TYPICAL BLOCK DIAGRAM**



### **PIN DESCRIPTION**

PIN	SYMBOL	NAME AND FUNCTION	TYPE
1-8	UD0-UD7	User Data I/O Lines Bidirectional data lines to communicate with user's equipment. Either tri- state or open collector outputs are available.	Active high
16-23	100-107	Microprocessor Bus Bidirectional data lines to communicate with controlling digital system (microprocessor)	Active low three-state
10	BIC	Input Control User input to control writing into the I/O Port from the user data lines	Active low
9	BOC	Output Control User input to control reading from the I/O Port onto the user data lines	Active low
11	ME	Master Enable System input to enable or dis- able all other system inputs and outputs It has no effect on user inputs and outputs	Active low
15	wc	Write Command. When WC is high and SC is low, I/O Port, if selected, stores contents of $\overline{IV0}$ - $\overline{IV7}$ as data.	Active high
14	sc	Select Command. When SC is high and WC is low, data on $\overline{1V0}$ - $\overline{1V7}$ is interpreted as an address I/O Port selects itself if its address is identical to $\mu$ P bus data; it de-selects itself otherwise	Active high
13	MCLK	Master Clock Input to strobe data into the latches See function tables for details	Active high
24	vcc	5V power connection	
12	GND	Ground	

### Table 1. USER PORT CONTROL FUNCTION

BIC	BOC	MCLK	USER DATA BUS FUNCTION			
BIC			8T32	8T36		
н	L	Х	Output Data	Output Data		
L	x	н	Input Data	Input Data		
L	x	L	Inactive	Input Data		
н	н	X	Inactive	Inactive		

H = High Level L = Low Level X = Don't care

### Table 2. MICROPROCESSOR PORT CONTROL FUNCTION

ME	sc	wc	MCLK	BIC	STATUS LATCH	I/O PORT FUNCTION
L	L	L	X	x	SET	Output Data
L	L	н	н	н	SET	Input Data
į ι	н	L	н	X	X	Input Address
L	н	н	н	L	X	Input Address
L	н	н	н	н	x	Input Data and Address
L L	x	н	L	X	x	Inactive
L	н	Х	) L	x	x	Inactive
L L	L	н	) н	L	) x	Inactive
L	L	х	) x	X	Not Set	Inactive
н	x	х	X	x	х	Inactive

### USER DATA BUS

The activity of the user data bus is con trolled by the  $\overrightarrow{BIC}$  and  $\overrightarrow{BOC}$  inputs as shown in Table 1.

For the 8T32, user data input is a synchronous function with MCLK. A low level on the  $\overrightarrow{BIC}$  input allows data on the user data bus to be written into the data latches only if MCLK is at a high level. For the 8T36, user data input is an asynchronous function. A low level on the  $\overrightarrow{BIC}$  input allows data on the user data bus to be latched regardless of the level of the MCLK input Note that when the 8T36, is used with the 8X300 Microcontroller, care must be taken to insure that the Microprocessor bus is stable when it is being read by the 8X300 Microcontroller.

To avoid conflicts at the Data Latches, input from the Microprocessor Port is inhibited when  $\overline{BIC}$  is at a low level. Under all other conditions the two ports operate independently

#### MICROPROCESSOR BUS CONTROL

As is shown in Table 2, the activity of the microprocessor port is controlled by the  $\overline{\text{ME}}$ , SC, WC, and  $\overline{\text{BIC}}$  inputs, as well as the state of an internal status latch.  $\overline{\text{BIC}}$  is included to show user port priority over the microprocessor port of data input.

Each I/O Port's status latch stores the result of the most recent I/O Port select; it is set when the I/O Port's internal address matches the Microprocessor Bus. It is cleared when an address that differs from the internal address is presented on the Microprocessor Bus.

In normal operation, the state of the status latch acts like a master enable; the microprocessor port can transfer data only when the status latch is set.

When SC and WC are both high, data on the Microprocessor Bus is accepted as data, whether or not the I/O Port was selected. The data is also interpreted as an address. The I/O Port sets its select status if its address matches the data read when SC and WC were both high; it resets its select status otherwise.

### **BUS OPERATION**

Data written into the I/O Port from one port will appear inverted when read from the other port. Data written into the I/O Port from one port will not be inverted when read from the same port.

## AC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A \le 70^{\circ}C, V_{CC} = 5V \pm 5\%$

		TEST CONDITION	LIMITS			
PARAMETER	INPUT		Min Typ		Max	
t <sub>PD</sub> User data delay (Note 1 )	UD X MCLK* BIC†	C <sub>L</sub> = 50pF		25 45 40	38 61 55	ns
t <sub>OE</sub> User output enable	BOC	С <sub>L</sub> = 50рF	18	26	47	ns
t <sub>OD</sub> User output disable	BIC BOC	С <sub>L</sub> = 50рF	18 16	28 23	35 33	ns
t <sub>PD</sub> μP data delay (Note 1)		С <sub>L</sub> = 50рF		38 48	53 61	ns
$^{t}OE \mu^{P}$ output enable	ME SC WC	С <sub>L</sub> = 50рF	14	19	25	ns
$t_{OD}$ $\mu$ P output disable	ME SC WC	С <sub>L</sub> = 50рF	13	17	32	ns
t <sub>W</sub> Minimum pulse width	MCLK BICt		40 35			ns
t <sub>SETUP</sub> Minimum setup time	UD X BIC IV X ME SC WC	(Note 2)	15 25 55 30 30 30			ns
t <sub>HOLD</sub> Minimum hold time	UD X BIC IV X ME SC WC	(Note 2)	25 10 10 5 5 5			ns

Applies for 8T32.

† Applies for 8T36.

□ Times are referenced to MCLK for 8T32, and are referenced to BIC for 8T36.

### NOTES:

1. Data delays referenced to the clock are valid only if the input data is stable at the arrival of the clock and the hold time requirement is met.

2. Set up and hold times given are for "normal" operation. BIC setup and hold times are for a user write operation. SC setup and hold times are for I/O Port select operation. ME setup and hold times are for both IV write and select operations.

## DC ELECTRICAL CHARACTERISTICS $~0^{\circ}C \leq T_{A} \leq 70^{\circ}$ C, V $_{CC}$ = 5V $\pm$ 5%

	PARAMETER	TEST CONDITIONS		UNITS		
PARAMETER			Min	Тур	Max	UNITS
VIH	High-level input voltage		2.0		55	V
VIL	Low-level input voltage		-10		8	V
VCL	Input clamp voltage	$I_I = -5mA$			-1.0	V
Ιн	High-level input current <sup>1</sup>	V <sub>CC</sub> = 5 25V V <sub>IH</sub> = 5.25V		<10	100	μA
l <sub>iL</sub>	Low level input current <sup>1</sup>	$V_{CC} = 5.25V$ $V_{IL} = .5V$		-350	-550	μΑ
Vol	Low-level output voltage	$V_{CC} = 475V$ $I_{OL} = 16mA$			.55	v
Vон	High-level output voltage	$V_{CC} = 4.75V$ $I_{OH} = -3.2mA$	2.4			V
los	Short-circuit output current <sup>2</sup> UD bus IV bus	V <sub>CC</sub> = 4.75V V <sub>CC</sub> = 4.75V	10 20			mA mA
lcc	Supply current	V <sub>CC</sub> = 5.25V		100	150	mA

NOTES

1 The input current includes the Three-state/Open Collector leakage current of the output driver on the data lines

2 Only one output may be shorted at a time

3 These limits do not apply during address programming

### TEST LOAD CIRCUIT (OPEN COLLECTOR OUTPUTS)

#### Absolute Maximum Ratings:

ALL DIODES

D

1KQ

L - H

Z → H

H → L

Ž → L

L→Z

H + Z

ARE 1N914 OR EQUIVALENT

Supply voitage<sup>3</sup> ..... 7V Input voltage<sup>3</sup> ..... 5 5V

**S2** 

S1 OPEN

S2 CLOSED

S1 CLOSED

S1 CLOSED

S2 CLOSED

S2 OPEN



3900

Vcc O

FROM

OUTPUT

UNDER

TEST

51

0

TEST

POINT



## VOLTAGE WAVEFORMS





CL

**Signetics** 

## VOLTAGE WAVEFORMS (Cont'd)



### ADDRESS PROGRAMMING

The I/O Port is manufactured such that an address of all high levels (>2V) on the Microprocessor Bus inputs matches the Port's internal address. To program a bit so a low-level input (<0.8V) matches, the following procedure should be used:

- Set all control inputs to their inactive state
   (BIC = BOC = ME = V<sub>CC</sub>, SC = WC = MCLK = GND). Leave all Microprocessor Bus I/O\_pins open.
- 2. Raise V<sub>CC</sub> to 7.75V  $\pm$  .25V.
- After V<sub>CC</sub> has stabilized, apply a single programming pulse to the user data bus bit where a low-level match is desired. The voltage should be limited to 18V; the current should be limited 75mA. Apply the pulse as shown in Figure 1.
- 4. Return V<sub>CC</sub> to 0V. (Note 1).
- 5. Repeat this procedure for each bit where a low-level match is desired.
- 6. Verify that the proper address is programmed by setting the Port's status latch (IVO-IV7 = desired address,  $\overline{ME} = WC =$ L, SC = MCLK = H). If the proper address has been programmed, data presented at the  $\mu$ P bus will appear inverted on the user bus outputs. (Use normal V<sub>CC</sub> and input voltage for verification.)

After the desired address has been programmed, a second procedure must be followed to isolate the address circuitry. The procedure is:





#### Figure 2

- 1. Set  $V_{CC}$  and all control inputs to 0V. ( $V_{CC} = BIC = BOC = ME = SC = WC = MCLK = 0V$ ). Leave all Microprocessor Bus I/O pins open.
- Apply a protect programming pulse to every user data bus pin, one at a time. The voltage should be limited to 14V; the current should be limited to 150mA. Apply the pulse as shown in Figure 2.
- 3. Verify that the address circuitry is isolated by applying 7V to each user data bus pin and measuring less than 1mA of input current. The conditions should be the same as in step 1 above. The rise time on the verification voltage must be slower than 100µs.

### PROGRAMMING SPECIFICATIONS<sup>1</sup>

PARAMETER		TEST CONDITIONS	LIMITS			
			Min	Тур	Max	UNITS
V <sub>CCP</sub>	Programming supply voltage Address Protect		7.5	0	8.0	v v
ICCP	Programming supply current	$V_{CCP} = 8.0V$			250	mA
	Max time V <sub>CCP</sub> >5.25V				1.0	s
	Programming voltage Address Protect		17.5 13.5		18.5 14.0	v v
	Programming current Address Protect				75 150	mA mA
	Programming pulse rise time Address Protect		.1 100		1	μs μs
	Programming pulse width		.5		1	ms

#### NOTE

1. If all programming can be done in less than 1 second, V<sub>CC</sub> may remain at 7.75V for the entire programming cycle.

8T32/8T36

## APPLICATIONS

Figure 3 shows some of the various ways to use the I/O Port in a system. By controlling the BIC and BOC lines, the device may be used for the input and output of data, control, and status signals. I/O Port 1 functions bidirectionally for data transfer and I/O Port 2 provides a similar function for discrete status and control lines. I/O Ports 3 and 4 serve as dedicated output and input ports, respectively.



Figure 3