# 8-INPUT DIGITAL MULTIPLEXER 82S30

# DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

#### DESCRIPTION

The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 82S30 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the f output and, in complement, on the  $\overline{f}$  output. With the INHIBIT input high, the f output is unconditionally low and the  $\overline{f}$  output is unconditionally high.

# FEATURES

- SCHOTTKY-CLAMPED TTL STRUCTURE
- PNP INPUTS
- DIRECT OUTPUT INHIBIT
- 82S30 CAN REPLACE 9312 FOR HIGHER SPEED

### LOGIC DIAGRAM

# 82\$30 <sup>(9)</sup> (7) 60 (6) 150-I40<sup>(5)</sup> <sup>(4)</sup> 120-(3) 10<sup>(2)</sup> O Ŧ (14) 10 O (1) -O f (12) A1 A., $V_{CC} = (16)$ $GND \approx (8)$ ( ) = Denotes Pin Numbers

## TRUTH TABLE

x = don't care

ADDRESS						DAT		OUTPUT					
A2	Α1	A0	17	۱ <sub>6</sub>	15	14	13	12	11	10	INH	f	82S30 f
0	0	0	x	x	×	x	x	x	x	1	0	1	0
0	0	1	x	x	×	x	x	×	1	x	0	1	0
0	1	0	x	×	×	x	x	1	×	x	0	1	0
0	1	1	×	×	x	x	1	×	×	x	0	1	0
1	0	0	×	×	x	1	x	x	×	x	0	1	0
1	0	1	x	×	1	x	x	x	×	x	0	1	0
1	1	0	×	1	×	x	x	x	×	x	0	1	0
1	1	1	1	×	×	x	x	x	×	x	0	1	0
0	0	0	×	x	×	x	x	x	×	0	0	0	1
0	0	1	×	×	×	×	x	x	0	x	0	0	1
0	1	0	×	×	×	x	×	0	×	x	0	0	1
0	1	1	x	×	×	x	0	x	×	x	0	0	1
1	0	0	×	×	x	0	x	x	×	x	0	0	1
1	0	1	×	×	0	×	×	×	×	×	0	0	1
1	1	0	x	0	×	×	×	×	×	×	0	0	1
1	1	1	0	×	×	×	×	×	×	x	0	0	1
x	×	x	x	×	×	×	x	×	×	x	1	0	1

187

#### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)

		LIMITS				TEST CONDITIONS						
CHARACTERISTICS	MIN	ТҮР	MAX	UNITS	A1	A2	A3	INH	DATA INPUT I <sub>n</sub>	OUTPUTS	NOTES	
"1" Output Voltage, Output f	2.7			v	+	*	*	0.8V	2.0V	-1.0mA	6,11	
Output f	2.7			V	+	*	*	2.0V	*	-1.0mA	6,11	
"0" Output Voltage			0.5	V	0.8V	V8.0	0.8V	0.8V	0.8V	20mA	7,14	
"1" Input Current												
Inputs An, In			10	μA	4.5V	4.5V	4.5V		4.5V			
Input INH			10	μA		4	{	4.5V		1	- C.	
"0" Input Current												
A <sub>n</sub> , I <sub>n</sub> , INH			-400	μA	0.5V	0.5V	0.5V		0.5V			

## $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$

	LIMITS					TEST CONDITIONS						
CHARACTERISTICS								ſ	DATA INPUT	OUTPUTS		NOTES
	MIN	TYP	MAX	UNITS	A	A	A	INH	I <sub>n</sub>	f	Ŧ	
Propagation Delay			20	ns						Ī		
A <sub>n</sub> to f												
An to T	0		17	ns								8
In to f			12	ns								8
INH to F		1	16	ns	1							8
Power Consumption/Supply Current			62	mA	4.5V	4.5V	4.5V	4.5V	0V			11
Output Short Circuit Current												
Output f	-40		-100	mA	00	0V	ov	0V	<b>4.5</b> ∨	0V		
Output f	-40	1	-100	mA	0V	ov	ov	ov	0V		0V	
Input Clamp Voltage	-1.2	1		v	18	-18	-18	-18				12
				ļ	mA	mA	mA	mA	( ·			

\*See Truth Table for Logical Conditions NOTES:

- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- 3. Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- 5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.  $\epsilon$

#### AC TEST FIGURE AND WAVEFORMS

- 6. Output source current is supplied through a resistor to ground.
- 7. Output sink current is supplied through a resistor to  $V_{CC}$ . 8. Refer to AC Test Figures.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds at 0.8V for logical "0" and 2.0V for logical "1".
- 11. All I<sub>n</sub> data inputs are at 0V,  $V_{CC} = 5.25V$ .
- 12. Connect an external 1K resistor from  $V_{CC}$  to the output terminal for this test.

