

DESCRIPTION


The 82S23 and 82S123 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S23 and 82S123 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.


Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S23/123, N or F, and for the military temperature range (-55°C to +125°C) specify S82S23/123, F only.

FEATURES

- **Address access time:**
N82S23/123: 50ns max
S82S23/123: 65ns max
- **Power dissipation:** 1.3mW/bit typ
- **Input loading:**
N82S23/123: -100 μ A max
S82S23/123: -150 μ A max
- **On-chip address decoding**
- **Output options:**
82S23: Open collector
82S123: Tri-state
- **No separate fusing pins**
- **Unprogrammed outputs are low level**
- **Fully TTL compatible**

PIN CONFIGURATION**APPLICATIONS**

- Prototyping/volume production
- Sequential controllers
- Format conversion
- Hardwired algorithms
- Random logic
- Code conversion

LOGIC DIAGRAM**ABSOLUTE MAXIMUM RATINGS**

PARAMETER		RATING	UNIT
V _{CC}	Supply voltage	+7	Vdc
V _{IN}	Input voltage	+5.5	Vdc
	Output voltage		Vdc
V _{OH}	High (82S23)	+5.5	
V _O	Off-state (82S123)	+5.5	
	Temperature range		°C
T _A	Operating		
	N82S23/123	0 to +75	
	S82S23/123	-55 to +125	
T _{STG}	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS

N82S23/123: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ S82S23/123: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	N82S23/123			S82S23/123			UNIT
		Min	Typ	Max	Min	Typ	Max	
V_{IL} Input voltage Low	$I_{IN} = -18\text{mA}$	2.0	-0.8	0.85	2.0	-0.8	0.8	V
V_{IH} Input voltage High								
V_{IC} Input voltage Clamp								
V_{OL} Output voltage Low	$I_{OUT} = 16\text{mA}$ $\overline{CE} = \text{Low}$, $I_{OUT} = -2\text{mA}$, High stored	2.4		0.45	2.4		0.5	V
V_{OH} Output voltage High								
I_{IL} Input current Low	$V_{IN} = 0.45\text{V}$ $V_{IN} = 5.5\text{V}$			-100			-150	μA
I_{IH} Input current High								
I_{OLK} Output current Leakage (82S23)	$\overline{CE} = \text{High}$, $V_{OUT} = 5.5\text{V}$			40			50	μA
$I_{O(OFF)}$ Output current Hi-Z state (82S123)	$\overline{CE} = \text{High}$, $V_{OUT} = 5.5\text{V}$			40			50	μA
I_{OS} Output current Short circuit (82S123)	$\overline{CE} = \text{High}$, $V_{OUT} = 0.5\text{V}$ $V_{OUT} = 0\text{V}$	-20		-90	-20		-100	mA
I_{CC} VCC supply current								
C_{IN} Capacitance Input	$V_{CC} = 5.0\text{V}$ $V_{IN} = 2.0\text{V}$		5			5		pF
C_{OUT} Capacitance Output	$V_{OUT} = 2.0\text{V}$		8			8		pF

AC ELECTRICAL CHARACTERISTICS


 $R_1 = 270\Omega$, $R_2 = 600\Omega$, $C_L = 30\text{pF}$ N82S23/123: $0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ S82S23/123: $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TO	FROM	N82S23/123			S82S23/123			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
T_{AA} Access time	Output	Address		35	50		35	65	ns
T_{CE} Chip enable time				25	35		25	40	
T_{CD} Disable time	Output	Chip disable		25	35		25	40	ns


NOTES

1. Positive current is defined as into the terminal referenced.
2. Typical values are at $V_{CC} = 5.0\text{V}$, $T_A = +25^{\circ}\text{C}$.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{CCP} Power supply voltage To program ¹	$I_{CCP} = 250 \pm 50\text{mA}$, Transient or steady state	9.5	10.0	10.5	V
V_{CCH} Verify limit Upper		5.3	5.5	5.7	V
V_{CCL} Lower		4.3	4.5	4.7	
V_S Verify threshold ²		0.9	1.0	1.1	V
I_{CCP} Programming supply current	$V_{CCP} = +10.0 \pm 0.5\text{V}$	200	250	300	mA
V_{IH} Input voltage High		2.4		5.5	V
V_{IL} Low		0	0.4	0.8	
I_{IH} Input current High	$V_{IH} = +5.5\text{V}$			50	μA
I_{IL} Low	$V_{IL} = +0.4\text{V}$			-500	
V_{OUT} Output programming voltage ³	$I_{OUT} = 65 \pm 3\text{mA}$, Transient or steady state $V_{OUT} = +15.5 \pm 0.5\text{V}$	15.0	15.5	16.0	V
I_{OUT} Output programming current		60			mA
T_R Output pulse rise time		10		50	μs
t_p $\overline{\text{CE}}$ programming pulse width		0.3	0.4	0.5	ms
t_v Verify delay		50			μs
t_D Pulse sequence delay		10			
T_{PRI} Initial programming time	$V_{CC} = V_{CCP}$			12	sec
T_{PS} Programming pause	$V_{CC} = 0\text{V}$	6			sec
$\frac{T_{PR}}{T_{PR}+T_{PS}}$ Programming duty cycle ⁴				50	%


NOTES

1. Bypass V_{CC} to GND with a $0.01\mu\text{F}$ capacitor to reduce voltage spikes.
2. V_S is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. Care should be taken to insure that $+15.5 \pm 0.5\text{V}$ output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4. Continuous fusing for an unlimited time is also allowed, provided that a 50% duty cycle is maintained. This may be accomplished by using a programming time and pauses of $6\mu\text{s}$ each.

PROGRAMMING PROCEDURE

1. Terminate all device outputs with a $10\text{K}\Omega$ resistor to V_{CC} .
2. Select the address to be programmed, and raise V_{CC} to $V_{CCP} = +10 \pm 0.5\text{V}$.
3. After $10\mu\text{s}$ delay, apply $I_{OUT} = 65 \pm 3\text{mA}$ to the output to be programmed. Program one output at a time.
4. After $10\mu\text{s}$ delay, pulse the $\overline{\text{CE}}$ input to logic low for 0.3 to $0.5\mu\text{s}$.
5. After $10\mu\text{s}$ delay, remove I_{OUT} from the programmed output.
6. After $10\mu\text{s}$ delay, return V_{CC} to 0V.
7. To verify programming, after $50\mu\text{s}$ delay, raise V_{CC} to $V_{CCH} = +5.5 \pm .2\text{V}$, and apply a logic low level to the $\overline{\text{CE}}$ input. The programmed output should remain in the high state. Again, lower V_{CC} to $V_{CCL} = +4.5 \pm .2\text{V}$, and verify that the programmed output remains in the high state.
8. Raise V_{CC} to $V_{CCP} = +10 \pm 0.5\text{V}$ and repeat steps 3 through 7 to program other bits at the same address.
9. After $10\mu\text{s}$ delay, repeat steps 2 through 8 to program all other address locations.

TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE

