DESCRIPTION

The 82S23 and 82S123 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S23 and 82S123 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S23/123, N or F, and for the military temperature range (-55°C to +125°C) specify S82S23/123, F only.


FEATURES

- Address access time: N82S23/123: 50ns max S82S23/123: 65ns max
- Power dissipation: 1.3mW/bit typ
- Input loading: N82S23/123: -100μA max S82S23/123: -150μA max
- On-chip address decoding
- Output options:
 82S23: Open collector
 82S123: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Format conversion
- Hardwired algorithms
- Random logic
- Code conversion

PIN CONFIGURATION



LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
Vcc	Supply voltage	+7	Vdc
VIN	Input voltage	+5.5	Vdc
	Output voltage		Vdc
Vон	High (82S23)	+5.5	i
Vo	Off-state (82S123)	+5.5	1
	Temperature range		l °c
TA	Operating		
	N82S23/123	0 to +75	
	S82S23/123	-55 to +125	
Tstg	Storage	-65 to +150	

DC ELECTRICAL CHARACTERISTICS N82S23/123: $0^{\circ}C \le T_{A} \le +75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

S82S23/123: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V $\leq V_{CC} \leq 5.5$ V

PARAMETER		TEST CONDITIONS		N82S23/123		S82S23/123			
				Min Typ Max		Min Typ Max		Max	UNIT
VIL VIH	Input voltage Low High	0.00	2.0	0.0	0.85	2.0	0.0	0.8	V
Vic	Clamp	I _{IN} = -18mA	_	-0.8	-1.2	<u> </u>	-0.8	-1.2	 .
V _{OL} V _{OH}	Output voltage Low High	I _{OUT} = 16mA CE = Low, I _{OUT} = -2mA, High stored	2.4		0.45	2.4	- (0.5	V
lıL lıн	Input current Low High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 50	10	,	-150 50	μА
lolk lo(off)	Output current Leakage (82S23) Hi-Z state (82S123) Short circuit (82S123)	CE = High, V _{OUT} = 5.5V CE = High, V _{OUT} = 5.5V CE = High, V _{OUT} = 0.5V V _{OUT} = 0V	-20	ų. Y	40 40 -40 -90	-20	Ε ,	50 50 -50 -100	μΑ μΑ mA
Icc	V _{CC} supply current		70	65	77	. ><	65	85	mA
C _{IN} C _{OUT}	Capacitance Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		5 8			5 8		pF


AC ELECTRICAL CHARACTERISTICS $R_1 = 270\Omega, R_2 = 600\Omega, C_L = 30pF^1$

N82S23/123: 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75 V \leq V_{CC} \leq 5.25V S82S23/123: -55° C $\leq T_{A} \leq +125^{\circ}$ C, 4.5V $\leq V_{CC} \leq 5.5$ V


PARAMETER		то	FROM	N82S23/123			S82S23/123			T.,,,_
				Min	Typ ²	Max	Min	Typ ²	Max	UNIT
	Access time	- Y X-	×		}					ns
T_{AA}		Output	Address		35	50		35	65	l
TCE		Output.*	Chip enable		25	35		25	40	1
-	Disable time									ns
TCD		Output	Chip disable		25	35	1	25	40	+

- 1. Positive current is defined as into the terminal referenced.
- 2. Typical values are at V_{CC} = 5.0V, T_A = +25°C.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) T_A = +25°C

		TEST CONDITIONS	LIMITS			
PARAMETER		TEST CONDITIONS	Min	Тур	Max	UNIT
VCCP	Power supply voltage To program ¹	I _{CCP} = 250 ± 50mA, Transient or steady state	9.5	10.0	10.5	V
Vссн Vссь	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
Vs ICCP	Verify threshold ² Programming supply current	$V_{CCP} = +10.0 \pm 0.5V$	0.9 200	1.0 250	1.1 300	V mA
V _I H V _I L	Input voltage High Low		2.4	0.4	5.5 0.8	V
lin lil	Input current High Low	$V_{IH} = +5.5V$ $V_{IL} = +0.4V$			50 -500	μΑ
Vout	Output programming voltage ³	I _{OUT} = 65 ± 3mA, Transient or steady state	15.0	15.5	16.0	٧
lout T _R t _p tv	Output programming current Output pulse rise time CE programming pulse width Verify delay	$V_{OUT} = +15.5 \pm 0.5V$	60 10 0.3 50	0.4	50 0.5	mA μs ms μs
t _D T _{PRI} T _{PS} T _{PR}	Pulse sequence delay Initial programming time Programming pause Programming duty cycle ⁴	V _{CC} = V _{CCP} V _{CC} = 0V	10 6		12 50	sec sec %


NOTES

- 1. Bypass V_{CC} to GND with a 0.01μF capacitor to reduce voltage spikes.
- Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- Care should be taken to insure that +15.5 ± 0.5V output voltage is maintained during the entire fusing
 cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- Continuous fusing for an unlimited time is also allowed, provided that a 50% duty cycle is maintained.
 This may be accomplished by using a programming time and pauses of 6µs each.

PROGRAMMING PROCEDURE

- 1. Terminate all device outputs with a 10K Ω resistor to Vcc.
- 2. Select the address to be programmed, and raise V_{CCP} = +10 \pm 0.5V.
- After 10μs delay, apply I_{OUT} = 65 ± 3mA to the output to be programmed. Program one output at a time.
- 4. After 10μs delay, pulse the CE input to logic low for 0.3 to 0.5μs.
- 5. After $10\mu s$ delay, remove I_{OUT} from the programmed output.
- 6. After 10 µs delay, return VCC to 0V.
- To verify programming, after 50 μs delay, raise V_{CC} to V_{CCH} = +5.5 ± .2V, and apply a logic low level to the CE input. The programmed output should remain in the high state. Again, lower V_{CC} to V_{CCL} = +4.5 ± .2V, and verify that the programmed output remains in the high state.
- Raise V_{CC} to V_{CCP} = +10 ± 0.5V and repeat steps 3 through 7 to program other bits at the same address.
- 9. After $10\mu s$ delay, repeat steps 2 through 8 to program all other address locations.

TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE

