

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

## DESCRIPTION

The 82S23 (Open Collector Outputs) and the 82S123 (Tri-State Outputs) are Bipolar 256-Bit Read Only Memories, organized as 32 words by 8 bits per word. They are Field-Programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S23 and 82S123 devices are supplied with all outputs at logical "0". Outputs are programmed to a logic "1" level at any specified address by fusing a Ni-Cr link matrix.

The 82S23 and 82S123 are fully TTL compatible, and include on-chip decoding and one chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S23/123, B or F. For the military temperature range (-55°C to +125°C) specify S82S23/123, F only.


## FEATURES

- ORGANIZATION — 32 X 8
- ADDRESS ACCESS TIME:  
S82S23/S82S123 — 65ns, MAXIMUM  
N82S23/N82S123 — 50ns, MAXIMUM
- POWER DISSIPATION — 1.3mW/BIT TYPICAL
- INPUT LOADING:  
S82S23/123 — (-150μA) MAXIMUM  
N82S23/123 — (-100μA) MAXIMUM
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION:  
OPEN COLLECTOR — 82S23  
TRI-STATE — 82S123
- NO SEPARATE "FUSING" PINS
- UNPROGRAMMED OUTPUTS ARE "0" LEVEL
- 16-PIN CERAMIC DIP


## APPLICATIONS

PROTOTYPING/VOLUME PRODUCTION  
SEQUENTIAL CONTROLLERS  
FORMAT CONVERSION  
HARDWIRED ALGORITHMS  
RANDOM LOGIC  
CODE CONVERSION

## PIN CONFIGURATION



## LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER        |                                   | RATING        | UNIT |
|------------------|-----------------------------------|---------------|------|
| V <sub>CC</sub>  | Power Supply Voltage              | +7            | Vdc  |
| V <sub>IN</sub>  | Input Voltage                     | +5.5          | Vdc  |
| V <sub>OH</sub>  | High Level Output Voltage (82S23) | +5.5          | Vdc  |
| V <sub>O</sub>   | Off-State Output Voltage (82S123) | +5.5          | Vdc  |
| T <sub>A</sub>   | Operating Temperature Range       | 0° to +75°    | °C   |
|                  | (N82S23/123)                      | -55° to +125° | °C   |
|                  | (S82S23/123)                      |               |      |
| T <sub>stg</sub> | Storage Temperature Range         | -65° to +150° | °C   |

## ELECTRICAL CHARACTERISTICS

S82S23/S82S123 -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V  
N82S23/N82S123 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V

| PARAMETER           | TEST CONDITIONS <sup>1</sup>          | S82S23/S82S123 |      |      | N82S23/N82S123 |      |      | UNIT |
|---------------------|---------------------------------------|----------------|------|------|----------------|------|------|------|
|                     |                                       | MIN            | TYP  | MAX  | MIN            | TYP  | MAX  |      |
| V <sub>OL</sub>     | "0" Output Voltage                    |                |      | 0.5  |                |      | 0.45 | V    |
| I <sub>OLK</sub>    | Output Leakage Current (82S23)        |                |      | 50   |                |      | 40   | μA   |
| I <sub>O(OFF)</sub> | Hi-Z State Output Current (82S123)    |                |      | 50   |                |      | 40   | μA   |
|                     |                                       |                |      | -50  |                |      | -40  | μA   |
| V <sub>OH</sub>     | "1" Output Voltage (82S123)           | 2.4            |      |      | 2.4            |      |      | V    |
| C <sub>IN</sub>     | Input Capacitance                     |                | 5    |      |                | 5    |      | pF   |
| C <sub>OUT</sub>    | Output Capacitance                    |                | 8    |      |                | 8    |      | pF   |
| I <sub>IL</sub>     | "0" Input Current                     |                |      | -150 |                |      | -100 | μA   |
| I <sub>IH</sub>     | "1" Input Current                     |                |      | 50   |                |      | 50   | μA   |
| V <sub>IL</sub>     | "0" Level Input Voltage               |                |      | 0.8  |                |      | 0.85 | V    |
| V <sub>IH</sub>     | "1" Level Input Voltage               | 2.0            |      |      | 2.0            |      |      | V    |
| I <sub>CC</sub>     | V <sub>CC</sub> Supply Current        |                | 65   | 85   |                | 65   | 77   | mA   |
| V <sub>IC</sub>     | Input Clamp Voltage                   |                | -0.8 | -1.2 |                | -0.8 | -1.2 | V    |
| I <sub>OS</sub>     | Output Short Circuit Current (82S123) | -20            |      | -100 | -20            |      | -90  | mA   |

## SWITCHING CHARACTERISTICS

S82S23/S82S123 -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5 ≤ V<sub>CC</sub> ≤ 5.5V  
N82S23/N82S123 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75 ≤ V<sub>CC</sub> ≤ 5.25V

| PARAMETER                              | TEST CONDITIONS <sup>1</sup> | S82S23/S82S123 |                  |     | N82S23/N82S123 |                  |     | UNIT |
|----------------------------------------|------------------------------|----------------|------------------|-----|----------------|------------------|-----|------|
|                                        |                              | MIN            | TYP <sup>2</sup> | MAX | MIN            | TYP <sup>2</sup> | MAX |      |
| Propagation Delay                      |                              |                |                  |     |                |                  |     |      |
| T <sub>AA</sub> Address to Output      | C <sub>L</sub> = 30pF        |                | 35               | 65  |                | 35               | 50  | ns   |
| T <sub>CD</sub> Chip Disable to Output | R <sub>1</sub> = 270Ω        |                | 25               | 40  |                | 25               | 35  | ns   |
| T <sub>CE</sub> Chip Enable to Output  | R <sub>2</sub> = 600Ω        |                | 25               | 40  |                | 25               | 35  | ns   |

## NOTES:

1. Positive current is defined as into the terminal referenced.
2. Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C.

**PROGRAMMING SPECIFICATIONS** (Testing of these limits may cause programming of device.)  $T_A = +25^{\circ}\text{C}$ 

| PARAMETER                        |                            | TEST CONDITIONS                                              | LIMITS |      |      | UNIT |
|----------------------------------|----------------------------|--------------------------------------------------------------|--------|------|------|------|
|                                  |                            |                                                              | MIN    | TYP  | MAX  |      |
| Power Supply Voltage             |                            |                                                              |        |      |      |      |
| V <sub>CCP</sub> <sup>1</sup>    | To Program                 | I <sub>CCP</sub> = 250 ± 50mA<br>(Transient or steady state) | 9.5    | 10.0 | 10.5 | V    |
| V <sub>CCH</sub>                 | Upper Verify Limit         |                                                              | 5.3    | 5.5  | 5.7  | V    |
| V <sub>CCL</sub>                 | Lower Verify Limit         |                                                              | 4.3    | 4.5  | 4.7  | V    |
| V <sub>S</sub> <sup>3</sup>      | Verify Threshold           |                                                              | 0.9    | 1.0  | 1.1  | V    |
| I <sub>CCP</sub>                 | Programming Supply Current | V <sub>CCP</sub> = +10.0 ± 0.5V                              | 200    | 250  | 300  | mA   |
| Input Voltage                    |                            |                                                              |        |      |      |      |
| V <sub>IH</sub>                  | Logical “1”                |                                                              | 2.4    |      | 5.5  | V    |
| V <sub>IL</sub>                  | Logical “0”                |                                                              | 0      | 0.4  | 0.8  | V    |
| Input Current                    |                            |                                                              |        |      |      |      |
| I <sub>IH</sub>                  | Logical “1”                | V <sub>IH</sub> = +5.5V                                      |        |      | 50   | μA   |
| I <sub>IL</sub>                  | Logical “0”                | V <sub>IL</sub> = +0.4V                                      |        |      | -500 | μA   |
| V <sub>OUT</sub> <sup>2</sup>    | Output Programming Voltage | I <sub>OUT</sub> = 65 ± 3mA<br>(Transient or steady state)   | 15.0   | 15.5 | 16.0 | V    |
| I <sub>OUT</sub>                 | Output Programming Current | V <sub>OUT</sub> = +15.5 ± 0.5V                              | 62     | 65   | 68   | mA   |
| T <sub>R</sub>                   | Output Pulse Rise Time     |                                                              | 10     |      | 50   | μs   |
| t <sub>p</sub>                   | CE Programming Pulse Width |                                                              | 1      |      | 2    | ms   |
| t <sub>V</sub>                   | Verify Delay               |                                                              | 50     |      |      | μs   |
| t <sub>D</sub>                   | Pulse Sequence Delay       |                                                              | 10     |      |      | μs   |
| T <sub>PR</sub>                  | Programming Time           | V <sub>CC</sub> = V <sub>CCP</sub>                           |        |      | 2.5  | sec  |
| T <sub>PS</sub>                  | Programming Pause          | V <sub>CC</sub> = 0V                                         | 5      |      |      | sec  |
| $\frac{T_{PR}^4}{T_{PR}+T_{PS}}$ | Programming Duty Cycle     |                                                              |        |      | 33   | %    |

**PROGRAMMING PROCEDURE**


1. Terminate all device outputs with a  $10\text{K}\Omega$  resistor to  $V_{CC}$ .
2. Select the Address to be programmed, and raise  $V_{CC}$  to  $V_{CCP} = +10 \pm 0.5\text{V}$ .
3. After  $10\mu\text{s}$  delay, apply  $I_{OUT} = 65 \pm 3\text{mA}$  to the output to be programmed. Program one output at a time.
4. After  $10\mu\text{s}$  delay, pulse the  $\overline{\text{CE}}$  input to logic "0" for 1 to 2 ms.
5. After  $10\mu\text{s}$  delay, remove  $I_{OUT}$  from the programmed output.
6. After  $10\mu\text{s}$  delay, return  $V_{CC}$  to 0V.
7. To verify programming, after  $50\mu\text{s}$  delay, raise  $V_{CC}$  to  $V_{CCH} = +5.5 \pm .2\text{V}$ , and apply a logic "0" level to the  $\overline{\text{CE}}$  input. The programmed output should remain in the "1" state. Again, lower  $V_{CC}$  to  $V_{CCL} = +4.5 \pm .2\text{V}$ , and verify that the programmed output remains in the "1" state.
8. Raise  $V_{CC}$  to  $V_{CCP} = +10 \pm 0.5\text{V}$  and repeat steps 3 through 7 to program other bits at the same address.
9. After  $10\mu\text{s}$  delay, repeat steps 2 through 8 to program all other address locations.

**NOTES:**

1. Bypass  $V_{CC}$  to GND with a  $0.01\mu\text{F}$  capacitor to reduce voltage spikes.
2. Care should be taken to insure that  $+15.5 \pm 0.5\text{V}$  output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
3.  $V_S$  is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
4. Continuous fusing for an unlimited time is also allowed, provided that a 33% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period ( $V_{CC} = 0\text{V}$ ) of 4ms.



MANUAL PROGRAMMER



TIMING SEQUENCE

