


DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high (Fp), or true active-low ($\bar{F}$). The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in bus-organized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101,I or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101,I.

FPLA EQUIVALENT LOGIC PATH



LOGIC FUNCTION

Typical Product Term:

$$P_0 = I_0 \cdot I_1 \cdot I_2 \cdot I_5 \cdot I_{13}$$

Typical Output Functions:

$$F_0 = (\bar{CE}) + (P_0 + P_1 + P_2) @ S = \text{Closed}$$

$$F_0^* = (\bar{CE}) + (\bar{P}_0 \cdot \bar{P}_1 \cdot \bar{P}_2) @ S = \text{Open}$$


NOTE

For each of the 8 outputs, either the function Fp (active-high) or $\bar{F}$ (active low) is available, but not both. The required function polarity is programmed via link (S).

APPLICATIONS

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers

PIN CONFIGURATION




TRUTH RATINGS

MODE	Pn	$\bar{CE}$	Sr ? (Pn)	Fp	$\bar{F}$
Disabled (82S101)		1	X	1	1
Disabled (82S100)	X	1	X	Hi-Z	Hi-Z
Read	1	0	Yes	1	0
	0	0		0	1
	X	0	No	0	1

THERMAL TABLE

TEMPERATURE	MILI-TARY	COM-MER-CIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER		RATING		UNIT
		Min	Max	
V _{CC}	Supply voltage		+7	V _{dc}
V _{IN}	Input voltage		+5.5	V _{dc}
V _{OUT}	Output voltage		+5.5	V _{dc}
I _{IN}	Input currents	-30	+30	mA
I _{OUT}	Output currents		+100	mA
T _A	Temperature range			°C
	Operating			
	N82S100/101	0	+75	
	S82S100/101	-55	+125	
T _{STG}	Storage	-65	+150	

DC ELECTRICAL CHARACTERISTICS N82S100/101: 0° ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S100/101: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

PARAMETER		TEST CONDITIONS	N82S100/101			S82S100/101			UNIT
			Min	Typ	Max	Min	Typ	Max	
V _{IH}	Input voltage ³ High	V _{CC} = Max	2			2			V
V _{IL}	Low	V _{CC} = Min			0.85			0.8	
V _{IC}	Clamp ^{3,4}	V _{CC} = Min, I _{IN} = -18mA		-0.8	-1.2		-0.8	-1.2	
V _{OH}	Output voltage High (82S100) ^{3,6}	V _{CC} = Min I _{OL} = 9.6mA	2.4			2.4			V
V _{OL}	Low ^{3,6}	I _{OH} = -2mA		0.35	0.45		0.35	0.50	
I _{IH}	Input current High	V _{IN} = 5.5V		<1	25		<1	50	μA
I _{IL}	Low	V _{IN} = 0.45V		-10	-100		-10	-150	
I _{OLK}	Output current Leakage ⁷	V _{CC} = Max V _{OUT} = 5.5V		1	40		1	60	μA
I _{O(OFF)}	Hi-Z state (82S100) ⁷	V _{OUT} = 5.5V		1	40		1	60	μA
I _{OS}	Short circuit (82S100) ^{4,8}	V _{OUT} = 0.45V V _{OUT} = 0V	-20		-70	-15		-85	mA
I _{CC}	V _{CC} supply current ⁹	V _{CC} = Max		120	170		120	180	mA
C _{IN}	Capacitance ⁷ Input	V _{CC} = 5.0V V _{IN} = 2.0V		8			8		pF
C _{OUT}	Output	V _{OUT} = 2.0V		17			17		

AC ELECTRICAL CHARACTERISTICS R₁ = 470Ω, R₂ = 1kΩ, C_L = 30pF
N82S100/101: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S100/101: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V


PARAMETER		TO	FROM	N82S100/101			S82S100/101			UNIT
				Min	Typ ²	Max	Min	Typ ²	Max	
T _{IA}	Access time Input	Output	Input		35	50		35	80	ns
T _{CE}	Chip enable	Output	Chip enable		15	30		15	40	
T _{CD}	Disable time Chip disable	Output	Chip enable		15	30		15	40	ns

NOTES on following page.


NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.
- All typical values are at $V_{CC} = 5V$, $T_A = 25^\circ C$.
- All voltage values are with respect to network ground terminal.
- Test one at the time.
- Measured with V_{IL} applied to $\overline{CE}$ and a logic high stored.
- Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied thru a resistor to V_{CC} .
- Measured with: V_{IH} applied to $\overline{CE}$.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.


TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAM



TIMING DEFINITIONS

- T_{CE}** Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- T_{CD}** Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).
- T_{IA}** Delay between beginning of valid Input (with Chip Enable low) and when Data Output becomes valid.

VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- All internal Ni-Cr links are intact.
- Each product term (P-term) contains both true and complement values of every input variable I_m (P-terms always logically "false").

- The "OR" Matrix contains all 48-P-terms.
- The polarity of each output is set to active high (F_p function).
- All outputs are at a low logic level.

RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

Output Polarity

PROGRAM ACTIVE LOW (F_p FUNCTION)

Program output polarity before programming "AND" matrix and "OR" matrix. Program 1 output at the time. (S) links of unused outputs are not required to be fused.

- Set FE (pin 1) to V_{FEL} .
- Set V_{CC} (pin 28) to V_{CCCL} .
- Set $\overline{CE}$ (pin 19), and I_0 through I_{15} to V_{IH} .
- Apply V_{OPH} to the appropriate output, and remove after a period t_p .
- Repeat step 4 to program other outputs.

VERIFY OUTPUT POLARITY

- Set FE (pin 1) to V_{FEL} ; set V_{CC} (pin 28) to V_{CCCL} .
- Enable the chip by setting $\overline{CE}$ (pin 19) to V_{IL} .
- Address a non-existent P-term by applying V_{IH} to all inputs I_0 through I_{15} .
- Verify output polarity by sensing the logic state of outputs F_0 through F_7 . All outputs at a high logic level are programmed active low (F_p function), while all outputs at a low logic level are programmed active high (F_p function).
- Return V_{CC} to V_{CCP} or V_{CCCL} .

“AND” Matrix

PROGRAM INPUT VARIABLE

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

1. Set FE (pin 1) to V_{FEL} , and V_{CC} (pin 28) to V_{CCP} .
2. Disable all device outputs by setting $\overline{CE}$ (pin 19) to V_{IH} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F_0 through F_5 with F_0 as LSB. Use standard TTL logic levels V_{OHF} and V_{OLF} .
- 5a. If the P-term contains neither I_0 nor $\overline{I_0}$ (input is a Don't Care), fuse both I_0 and $\overline{I_0}$ links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I_0 , set to fuse the $\overline{I_0}$ link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute step 6.
- 5c. If the P-term contains $\overline{I_0}$, set to fuse the I_0 link by lowering the input voltage at I_0 from V_{IX} to V_{IL} . Execute step 6.
- 6a. After t_D delay, raise FE (pin 1) from V_{FEL} to V_{FEH} .
- 6b. After t_D delay, pulse the $\overline{CE}$ input from V_{IH} to V_{IX} for a period t_p .
- 6c. After t_D delay, return FE input to V_{FEL} .
7. Disable programmed input by returning I_0 to V_{IX} .
8. Repeat steps 5 through 7 for all other input variables.
9. Repeat steps 4 through 8 for all other P-terms.
10. Remove V_{IX} from all input variables.

VERIFY INPUT VARIABLE

1. Set FE (pin 1) to V_{FEL} ; set V_{CC} (pin 28) to V_{CCP} .
2. Enable F_7 output by setting $\overline{CE}$ to V_{IX} .
3. Disable all input variables by applying V_{IX} to inputs I_0 through I_{15} .
4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F_0 through F_5 .

5. Interrogate input variable I_0 as follows:
 - A. Lower the input voltage at I_0 from V_{IX} to V_{IL} , and sense the logic state of output F_7 .
 - B. Lower the input voltage at I_0 from V_{IH} to V_{IL} , and sense the logic state output F_7 .

The state of I_0 contained in the P-term is determined in accordance with the following truth table:

		INPUT VARIABLE STATE CONTAINED IN P-TERM	
I_0	F_7		
0	1	$\overline{I_0}$	
1	0	I_0	
0	0		
1	1		
0	1	Don't Care	
1	1		
0	0		
1	0	$(I_0), (\overline{I_0})$	

Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

6. Disable verified input by returning I_0 to V_{IX} .
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove V_{IX} from all input variables.

“OR” MATRIX

PROGRAM PRODUCT TERM

Program one output at the time for one P-term at the time. All P_n links in the “OR” matrix corresponding to unused outputs and unused P-terms are not required to be fused.

1. Set FE (pin 1) to V_{FEL} .
2. Disable the chip by setting $\overline{CE}$ (pin 19) to V_{IH} .
3. After t_D delay, set V_{CC} (pin 28) to V_{CCS} , and inputs I_6 through I_{15} to V_{IH} , V_{IL} , or V_{IX} .
4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

variables I_0 through I_5 , with I_0 as LSB.

- 5a. If the P-term is contained in output function F_0 ($F_0 = 1$ or $F_0^0 = 0$), got to step 6, (fusing cycle not required).
- 5b. If the P-term is **not** contained in output function F_0 ($F_0 = 0$ or $F_0^0 = 1$), set to fuse the P_n link by forcing output F_0 to V_{OPF} .
- 6a. After t_D delay, raise FE (pin 1) from V_{FEL} to V_{FEH} .
- 6b. After t_D delay, pulse the $\overline{CE}$ input from V_{IH} to V_{IX} for a period t_p .
- 6c. After t_D delay, return FE input to V_{FEL} .
- 6d. After t_D delay, remove V_{OPF} from output F_0 .
7. Repeat steps 5 and 6 for all other output functions.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove V_{CCS} from V_{CC} .


VERIFY PRODUCT TERM

1. Set FE (pin 1) to V_{FEL} .
2. Disable the chip by setting $\overline{CE}$ (pin 19) to V_{IH} .
3. After t_D delay, set V_{CC} (pin 28) to V_{CCS} , and inputs I_0 through I_{15} to V_{IH} , V_{IL} , or V_{IX} .
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I_0 through I_5 .
5. After t_D delay, enable the chip by setting $\overline{CE}$ (pin 19) to V_{IL} .
6. To determine the status of the P_n link in the “OR” matrix for each output function F_p or F_p^0 , sense the state of outputs F_0 through F_7 . The status of the link is given by the following truth table:


OUTPUT		P-TERM LINK
Active High (F_p)	Active Low (F_p^0)	
0 1	1 0	Fused Present

7. Repeat steps 4 through 6 for all other P-terms.
8. Remove V_{CCS} from V_{CC} .


OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)



"AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



"OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



PROGRAMMING SYSTEM SPECIFICATIONS¹ (T_A = +25°C)

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V _{CCS}	V _{CC} supply (program/verify "OR", verify output polarity) ²	I _{CCS} = 550mA, min, Transient or steady state	8.5	8.75	9.0	V
V _{CCCL}	V _{CC} supply (program output polarity)		0	0.4	0.8	V
I _{CCS}	I _{CC} limit (program "OR")	V _{CCS} = +8.75 ± .25V	550		1,000	mA
V _{OPH}	Output voltage					V
V _{OPL}	Program output polarity ³	I _{OPH} = 300 ± 25mA	16.0	17.0	18.0	
	Idle		0	0.4	0.8	
I _{OPH}	Output current limit (Program output polarity)	V _{OPH} = +17 ± 1V	275	300	325	mA
V _{IH}	Input voltage					V
V _{IL}	High		2.4		5.5	
	Low		0	0.4	0.8	
I _{IH}	Input current					μA
I _{IL}	High	V _{IH} = +5.5V			50	
	Low	V _{IL} = 0V			-500	
V _{OHF}	Forced output voltage					V
V _{OLF}	High		2.4		5.5	
	Low		0	0.4	0.8	
I _{OHF}	Output current					μA
I _{OLF}	High	V _{OHF} = +5.5V			100	
	Low	V _{OLF} = 0V			-1	mA
V _{IX}	$\overline{CE}$ program enable level		9.5	10	10.5	V
I _{IX1}	Input variables current	V _{IX} = +10V			2.5	mA
I _{IX2}	$\overline{CE}$ input current	V _{IX} = +10V			5.0	mA
V _{FEH}	FE supply (program) ³	I _{FEH} = 300 ± 25mA, Transient or steady state	16.0	17.0	18.0	V
V _{FEL}	FE supply (idle)	I _{FEL} = -1mA, max	1.25	1.5	1.75	V
I _{FEH}	FE supply current limit	V _{FEH} = +17 ± 1V	275	300	325	mA
V _{CCP}	V _{CC} supply (program/verify "AND")	I _{CCP} = 550mA, min, Transient or steady state	4.75	5.0	5.25	V
I _{CCP}	I _{CC} limit (program "AND")	V _{CCP} = +5.0 ± .25V	550		1,000	mA
V _{OPF}	Forced output (program)		9.5	10	10.5	V
I _{OPF}	Output current (program)				10	mA
T _R	Output pulse rise time		10		50	μs
t _P	$\overline{CE}$ programming pulse width		0.3	0.4	0.5	ms ⁵
t _D	Pulse sequence delay		10			μs
T _{PR}	Programming time			0.6		ms
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle				50	%
F _L	Fusing attempts per link				2	cycle
V _S	Verify threshold ⁴		1.4	1.5	1.6	V

NOTES

- These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
- Bypass V_{CC} to GND with a 0.01μf capacitor to reduce voltage spikes.
- Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- V_S is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

16X48X8 FPLA PROGRAM TABLE

THIS PORTION TO BE COMPLETED BY SIGNETICS CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____ REV _____ DATE _____ CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____		PROGRAM TABLE ENTRIES																											
		INPUT VARIABLE						OUTPUT FUNCTION						OUTPUT ACTIVE LEVEL															
		Im	$\overline{Im}$	Don't Care				Prod. Term Present in Fp		Prod. Term Not Present in Fp				Active High		Active Low													
		H	L	— (dash)				A		• (period)				H		L													
		NOTE Enter (—) for unused inputs of used P-terms.						NOTES 1. Entries independent of output polarity. 2. Enter (A) for unused outputs of used P-terms.						NOTES 1. Polarity programmed once only. 2. Enter (H) for all unused outputs.															
NO.		PRODUCT TERM*										ACTIVE LEVEL*																	
		INPUT VARIABLE*										OUTPUT FUNCTION*																	
		1	1	1	1	1	1	5	4	3	2	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0																													
1																													
2																													
3																													
4																													
5																													
6																													
7																													
8																													
9																													
10																													
11																													
12																													
13																													
14																													
15																													
16																													
17																													
18																													
19																													
20																													
21																													
22																													
23																													
24																													
25																													
26																													
27																													
28																													
29																													
30																													
31																													
32																													
33																													
34																													
35																													
36																													
37																													
38																													
39																													
40																													
41																													
42																													
43																													
44																													
45																													
46																													
47																													

* Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are FPLA terminals left floating.

PUNCHED CARD CODING FORMAT

The FPLA Program Table can be supplied directly to Signetics in punched card form.

using standard 80-column IBM cards. For each FPLA Program Table, the customer should prepare in input card deck in accordance with the following format. Product Term cards 3 through 50 can be in any

order. Not all 48 Product Terms need to be present. Unused Product Terms require no entry cards, and will be skipped during the actual programming sequence:

CARD NO.1—Free format within designated fields.

[illegible]

CARD NO. 2—

[illegible]

CARD NO. 3 through NO. 50

[illegible]

CARD NO. 51

[illegible]

Output Active Level entries are determined in accordance with the following table:

OUTPUT ACTIVE LEVEL	
Active high H	Active low L

NOTES

1. Polarity programmed once only.
2. Enter (H) for all unused outputs.

Input Variable entries are determined in accordance with the following table:

INPUT VARIABLE		
Im H	$\overline{Im}$ L	Don't care — (dash)

NOTE

Enter (—) for unused inputs of used P-terms.

Output Function entries are determined in accordance with the following table:

OUTPUT FUNCTION	
Product term present in F_P A	Product term <i>not</i> present in F_P • (period)

NOTES

1. Entries independent of output polarity.
2. Enter (A) for unused outputs of used P-terms.


TWX TAPE CODING FORMAT

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:




A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

- Customer Name _____
- Customer TWX No. _____
- Date _____
- Purchase Order No. _____
- Number of Program Tables _____
- Total Number of Parts _____

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

- Signetics Device No. _____
- Program Table No. _____
- Revision _____
- Date _____
- Customer Symbolized Part No. _____
- Number of Parts _____

C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following format:



Entries for the 3 Data Fields are determined in accordance with the following Table:

INPUT VARIABLE			OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL	
I_m H	$\bar{I}_m$ L	Don't care — (dash)	Product term present in Fp A	Product term not present in Fp • (period)	Active high H	Active low L

NOTE

Enter (—) for unused inputs or used P-terms

NOTES

- Entries independent of output polarity.
- Enter (A) for unused outputs of used P-terms.

NOTES

- Polarity programmed once only.
- Enter (H) for all unused outputs

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

NOTES

- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- P-Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- Any P-Term can be deleted entirely by inserting the character (E) immediately following the P-Term number to be deleted, i.e., *P 25E deletes P-Term 25
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups, but only preceding an asterisk (*).
- Comments are allowed between data fields, provided that an asterisk (*) is not used in any Heading or Comment entry.

TYPICAL APPLICATIONS

