
## DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high (Fp), or true active-low (Fp). The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in busorganized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101,I or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101,I.

# **FPLA EQUIVALENT LOGIC PATH**



## **LOGIC FUNCTION**

Typical Product Term:  $P_0 = I_0 \cdot I_1 \cdot I_2 \cdot I_5 \cdot I_{13}$ 

**Typical Output Functions:** 

 $F_0 = (\overline{CE}) + (P_0 + P_1 + P_2) @ S = Closed$  $F_0^* = (\overline{CE}) + (P_0 \bullet \overline{P_1} \bullet \overline{P_2}) @ S = Open$ 


NOTE

For each of the 8 outputs, either the function Fp (active-high) or Fp (active low) is available, but not both. The required function polarity is programmed via link (S).

# **APPLICATIONS**

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers

#### PIN CONFIGURATION




## **TRUTH TABLE**

MODE	Pn	CE	Sr ? f(Pn)	Fp	Fp
Disabled (82S101)	x		x	1	1
Disabled (82S100)	<b>^</b>		1	Hi-Z	Hi-Z
Read	1 0	0	Yes	1 0	0
neau	х	0	No	0	1

# THERMAL RATINGS

TEMPER- ATURE	MILI- TARY	COM- MER- CIAL
Maximum	1	
junction	175°C	150° C
Maximum		
ambient	125°C	75° C
Allowable thermal rise ambient		
to junction	50° C	75° C

#### **LOGIC DIAGRAM**



# **ABSOLUTE MAXIMUM RATINGS**1

DADA	METER	RAT		
	MEIEN	Min	Max	UNIT
Vcc	Supply voltage		+7	Vdc
VIN	Input voltage	1	+5.5	Vdc
Vout	Output voltage	1	+5.5	Vdc
lin	Input currents	-30	+30	mA
Юит	Output currents		+100	mA
	Temperature range		Ì	°C
TA	Operating	1		_
	N82S100/101	1 0	+75	
	S82S100/101	-55	+125	
TSTG	Storage	-65	+150	

DC ELECTRICAL CHARACTERISTICS N82S100/101:  $0^{\circ} \le T_A \le +75^{\circ}C$ ,  $4.75V \le V_{CC} \le 5.25V$ 

S82S100/101:  $-55^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +125 $^{\circ}$  C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V

	DADAMETED	TEST COMPLETIONS	N82	S100/	101	S82	S100/	101	UNIT
	PARAMETER	TEST CONDITIONS	Min	Тур	Max	Min	Тур	Max	UNII
VIH VIL VIC	Input voltage <sup>3</sup> High Low Clamp <sup>3,4</sup>	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -18mA$	2	-0.8	0.85 -1.2	2	-0.8	0.8 -12	V
Voh Vol	Output voltage High (82S100)3,6 Low <sup>3</sup> ,6	V <sub>CC</sub> = Min I <sub>OL</sub> = 9.6mA I <sub>OH</sub> = -2mA	2.4	0.35	0.45	2.4	0.35	0.50	٧
lın lır	Input current High Low	V <sub>IN</sub> = 5.5V V <sub>IN</sub> = 0.45V		<1 -10	25 -100		<1 -10	50 -150	μА
lolk lo(off) los	Output current Leakage <sup>7</sup> Hi-Z state (82S100) <sup>7</sup> Short circuit (82S100) <sup>4,8</sup>	V <sub>CC</sub> = Max V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 0.45V V <sub>OUT</sub> = 0V	-20	1 1 -1	40 40 -40 -70	-15	1 1 -1	60 60 -60 -85	μΑ μΑ mA
loc	V <sub>CC</sub> supply current9	V <sub>CC</sub> = Max		120	170		120	180	mA
C <sub>IN</sub> C <sub>OUT</sub>	Capacitance <sup>7</sup> Input Output	V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		8 17			8 17		pF

AC ELECTRICAL CHARACTERISTICS  $R_1 = 470\Omega, R_2 = 1k\Omega, C_L = 30pF$ 

N82S100/101:  $0^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +75 $^{\circ}$  C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V S82S100/101: -55 $^{\circ}$  C  $\leq$  T<sub>A</sub>  $\leq$  +125 $^{\circ}$  C, 4.5V  $\leq$  V<sub>CC</sub>  $\leq$  5.5V

PARAMETER		70	FROM	N	82S100/	101	S8			
	PARAMETER TO FROM		FROM	Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	UNIT
T <sub>IA</sub> T <sub>CE</sub>	Access time Input Chip enable	nput Output		1	35 15	50 30		35 15	80 40	ns
T <sub>CD</sub>	Disable time Chip disable	Output	Chip enable		15	30		15	40	ns

NOTES on following page.


# BIPOLAR FIELD PROGRAMMABLE LOGIC ARRAY (16X48X8)

82S100-I,N • 82S101-I,N


#### NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the
  device. This is a stress rating only, and functional operation of the device of these or any other
  condition above those indicated in the operation of the device specifications is not implied.
- 2. All typical values are at  $V_{CC}$  = 5V,  $T_A$  = 25°C.
- 3. All voltage values are with respect to network ground terminal.
- 4. Test one at the time.
- 5. Measured with VIL applied to CE and a logic high stored.
- Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied thru a resistor to Vcc.
- 7. Measured with: VIH applied to CE.
- 8. Duration of short circuit should not exceed 1 second.
- 9. Icc is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

#### **TEST LOAD CIRCUIT**



## **TIMING DIAGRAM**



## **TIMING DEFINITIONS**

TCE Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.

TcD Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).

TIA Delay between beginning of valid Input (with Chip Enable low) and when Data Output becomes valid.

#### **VIRGIN DEVICE**

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- 1. All internal Ni-Cr links are intact.
- Each product term (P-term) contains both true and complement values of every input variable I<sub>m</sub> (P-terms always logically "false").

- 3. The "OR" Matrix contains all 48-P-terms.
- 4. The polarity of each output is set to active high (Fp function).
- 5. All outputs are at a low logic level.


# RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

#### SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

#### **VOLTAGE WAVEFORM**



#### **Output Polarity**

# PROGRAM ACTIVE LOW (FF FUNCTION)

Program output polarity before programing "AND" matrix and "OR" matrix. Program 1 output at the time. (S) links of unused outputs are not required to be fused.

- 1. Set FE (pin 1) to VFEL.
- 2. Set Vcc (pin 28) to Vccl.
- 3. Set CE (pin 19), and Io through I15 to VIH.
- Apply V<sub>OPH</sub> to the appropriate output, and remove after a period t<sub>p</sub>.
- 5. Repeat step 4 to program other outputs.

# **VERIFY OUTPUT POLARITY**

- Set FE (pin 1) to V<sub>FEL</sub>; set V<sub>CC</sub> (pin 28) to V<sub>CCS</sub>.
- Enable the chip by setting CE (pin 19) to V<sub>IL</sub>.
- 3. Address a non-existent P-term by applying V<sub>IH</sub> to all inputs I<sub>0</sub> through I<sub>15</sub>.
- 4. Verify output polarity by sensing the logic state of outputs F<sub>0</sub> through F<sub>7</sub>. All outputs at a high logic level are programmed active low (F<sub>p</sub> function), while all outputs at a low logic level are programmed active high (F<sub>p</sub> function).
- 5. Return VCC to VCCP or VCCL.

# "AND" Matrix PROGRAM INPUT VARIABLE

Program one input at the time and one Pterm at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

- Set FE (pin 1) to V<sub>FEL</sub>, and V<sub>CC</sub> (pin 28) to VCCP.
- Disable all device outputs by setting CE (pin 19) to VIH.
- Disable all input variables by applying Vix to inputs Io through I15.
- Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs Fo through F5 with F0 as LSB. Use standard TTL logic levels VOHF and VOLF.
- 5a. If the P-term contains neither lo nor lo (input is a Don't Care), fuse both Io and In links by executing both steps 5b and 5c, before continuing with step 7.
- 5 b. If the P-term contains In, set to fuse the In link by lowering the input voltage at Io from VIX to VIH. Execute step 6.
- 5 c. If the P-term contains Io, set to fuse the lo link by lowering the input voltage at In from VIX to VIL. Execute step 6.
- 6 a. After to delay, raise FE (pin 1) from VFEL to VFEH.
- 6b. After to delay, pulse the CE input from VIH to VIX for a period tp.
- 6c. After to delay, return FE input to VFEL.
- 7. Disable programmed input by returning  $I_0$  to  $V_{IX}$ .
- Repeat steps 5 through 7 for all other input variables.
- Repeat steps 4 through 8 for all other P-
- 10. Remove VIX from all input variables.

#### **VERIFY INPUT VARIABLE**

- 1. Set FE (pin 1) to VFEL; set VCC (pin 28) to VCCP.
- 2. Enable F7 output by setting CE to VIX.
- 3. Disable all input variables by applying  $V_{IX}$ to inputs Io through I<sub>15</sub>.
- 4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs Fo through F5.

- 5. Interrogate input variable lo as follows:
  - A. Lower the input voltage at Io from VIX to VIH, and sense the logic state of output Fz.
  - B. Lower the input voltage at In from VIH to VIL, and sense the logic state output

The state of Io contained in the P-term is determined in accordance with the following truth table:

Io	F,	INPUT VARIABLE STATE CONTAINED IN P-TERM
0	1 0	Īo
0	0	I <sub>0</sub>
0	1	Don't Care
0	0	$(I_0), (\overline{I_0})$

Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

- 6. Disable verified input by returning Io to VIV.
- 7. Repeat steps 5 and 6 for all other input variables.
- 8. Repeat steps 4 through 7 for all other P-
- 9. Remove VIX from all input variables.

## "OR" MATRIX **PROGRAM PRODUCT TERM**

Program one output at the time for one Pterm at the time. All Pn links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.

- 1. Set FE (pin 1) to VFEL.
- 2. Disable the chip by setting CE (pin 19)
- After to delay, set Vcc (pin 28) to Vccs, and inputs I6 through I15 to VIH, VIL, or VIX.
- 4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

- variables I<sub>0</sub> through I<sub>5</sub>, with I<sub>0</sub> as LSB. If the P-term is contained in output 5a. function  $F_0$  ( $F_0 = 1$  or  $F_0^* = 0$ ), got to step
- 6, (fusing cycle not required). If the P-term is not contained in output
- function  $F_0$  ( $F_0 = 0$  or  $F_0^* = 1$ ), set to fuse the Pn link by forcing output Fo to VOPF.
- 6a. After to delay, raise FE (pin 1) from VFEL to VFEH.
- After to delay, pulse the CE input from VIH to VIX for a period tp.
- After to delay, return FE input to VFEL.
- After to delay, remove VOPF from output Fo.
- Repeat steps 5 and 6 for all other output functions.
- Repeat steps 4 through 7 for all other P-terms.
- Remove Vccs from Vcc.


#### **VERIFY PRODUCT TERM**

- 1. Set FE (pin 1) to VFEL.
- 2. Disable the chip by setting CE (pin 19) to VIH.
- 3. After to delay, set V<sub>CC</sub> (pin 28) to V<sub>CCS</sub>, and inputs In through I15 to VIH, VIL, or VIX.
- 4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables lo through Is.
- After to delay, enable the chip by setting CE (pin 19) to VIL.
- 6. To determine the status of the Pn link in the "OR" matrix for each output function F<sub>p</sub> or F<sub>p</sub>, sense the state of outputs F<sub>0</sub> through F7. The status of the link is given by the following truth table:


OUTP		
Active High (Fp)	Active Low (Fp)	P-TERM LINK
0	1 0	Fused Present

- 7. Repeat steps 4 through 6 for all other Pterms.
- 8. Remove V<sub>CCs</sub> from V<sub>CC</sub>.


## **OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)**



# "AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



# "OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



# PROGRAMMING SYSTEM SPECIFICATIONS 1 (TA = +25°C)

	PARAMETER	TEST CONDITIONS		UNIT					
I ANAME I BU		TEST CONDITIONS	Min	Тур	Max				
Vccs	V <sub>CC</sub> supply (program/verify "OR", verify output polarity) <sup>2</sup>								
VCCL	V <sub>CC</sub> supply (program output polarity)		0	0.4	0.8	V			
lccs	Icc limit (program "OR")	Vccs = +8.75 ± .25V	550		1,000	mA			
	Output voltage	100				٧			
VOPH	Program output polarity <sup>3</sup>	$I_{OPH} = 300 \pm 25 mA$	16.0	17.0	18.0	1			
VOPL	Idle		0	0.4	0.8				
Іорн	Output current limit (Program output polarity)	V <sub>OPH</sub> = +17 ± 1V	275	300	325	mA			
	Input voltage		<del> </del>			V			
ViH	High		2.4	1	5.5	ĺ			
VIL	Low		0	0.4	0.8	ĺ			
	Input current					μА			
lін	High	V <sub>IH</sub> = +5.5V	1		50	1			
11L	Low	V <sub>IL</sub> = 0V			-500				
	Forced output voltage					V			
VOHF	High		2.4		5.5	1			
VOLF	Low		0	0.4	0.8				
	Output current	V 15.5V			100				
IOHF IOLF	High Low	$V_{OHF} = +5.5V$ $V_{OLF} = 0V$			100 -1	μA mA			
Vix	CE program enable level	AOCE - OA	9.5	10	10.5	\ \ \ \ \ \ \ \			
lix <sub>1</sub>	Input variables current	V <sub>IX</sub> = +10V	3.5	'0	2.5	m.A			
lix2	CE input current	$V_{IX} = +10V$ $V_{IX} = +10V$			5.0	m/			
VFEH	FE supply (program) <sup>3</sup>		16.0	17.0	18.0	"v			
VFEH	FE supply (programio	I <sub>FEH</sub> = 300 ± 25mA, Transient or steady state	16.0	17.0	10.0	'			
VFEL	FE supply (idle)	I <sub>FEL</sub> = -1mA, max	1.25	1.5	1.75	V			
IFEH	FE supply current limit	V <sub>FEH</sub> = +17 ± 1V	275	300	325	m/			
VCCP	V <sub>CC</sub> supply (program/verify "AND")	I <sub>CCP</sub> = 550mA, min, Transient or steady state	4.75	5.0	5.25	V			
ICCP	Icc limit (program "AND")	$V_{CCP} = +5.0 \pm .25V$	550		1,000	m/			
VOPF	Forced output (program)		9.5	10	10.5	v			
IOPF	Output current (program)			1	10	m/			
TR	Output pulse rise time		10	1	50	μs			
tp	CE programming pulse width		0.3	0.4	0.5	ms			
t <sub>D</sub>	Pulse sequence delay		10	1	1	μs			
TPR	Programming time			0.6		ms			
TPR TPR + T	Programming duty cycle				50	%			
FL FR	PS Fusing attempts per link		1		2	сус			
Vs	Verify threshold4		1.4	1.5	1.6	ĺv			

#### NOTES

These are specifications which a Programming System must satisy in order to be qualified by Signature.

Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

<sup>4.</sup> Vs is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

# 16X48X8 FPLA PROGRAM TABLE

	1 1	1 1	×	PROGRAM TABLE ENTRIES																							
				INPUT VARIABLE						OUTPUT FUNCTION							OUTPUT ACTIVE LEVEL										
S	Im Im Don't Care					,	Prod. Term Prod. Term Not Present in FP Present in FP								Active High				-	Activ Lov		8					
ETI(			Н	H L — (dash)							Α			•	(pe	riod	)	H L									
Z			NOT								NOT									NOTES  1. Polarity programmed once only.							
THIS PORTION TO BE COMPLETED BY SIGNETICS			P-ter	r (—) ( rms.	or ur	nused	Inpu	its of	used					pende					-terms.							e on	
9 0											СТ											ACT	IVE	LE\	/EL		
ETE			NO.	- <sub>1</sub> ]	1	-,-	1-1			UT \ }	/AR	IABI	LE.								_		<u> </u>	_		<u>'</u> _	
MPL			NO.	5	4	1 3	2	1	0	9	8	7	T 6	5	T 4	Γ <u>3</u>		1		7	OL 6	1TPL	JT F	Гз		ΣΝ* [1]	-0-
Ö			0	3	150		10.23		1110	0.5	10	Carlo	0	3	7	3	-			15.0	0	3		3		-	0
Ä	#		1		75			72.0	400		200				7.00				Ling.		detain.		A Comp.	17-11		211	1,87
0			2		~ a - 1			11.		2,10	27.5	P.F.								77.41							1
Z	CUSTOMER SYMBOLIZED PART		3		-17		1.50	( ) ( ) 3 )   (				100	1 A.	750		-			- 154	-		2077 	17 501			da	
5	۱		5		18715	700	L -1/20				days.		126,0	ding		1								75.		- 11-2-	
E .	IZE		6	102	375			SA COLUMN			S MELL	/m 7/1	All S		37.0			5.40		122	113			74.5			
9	ğ		7	34		100			The state of							al line			200		(DE)	527			8122	The state of	
HIS	N N	<u></u>	9			7			7 8 -		5,07,000 100,000 100,000				200		-0-1	diese.	120	7500					-412	and Car	
-	S	E (	10						Sec. 1.	P. Aut. Oc.			7160		n min		_			- 20			500.7			and the said	
2	Ä	DATE RECEI COMMENTS	11										ļ														
×	CF (XXXX) CUSTOMER SYM DATE RECEIVED COMMENTS		12	$\rightarrow$	$\dashv$		_			-	-	┢	-	_	-	<u> </u>			$\blacksquare$	<u> </u>		ļ		$\vdash$		-	$\dashv$
Š	-S	A M	14	-						<u> </u>	-	╁	-	-	-	<del> </del>	-	-	-	-	_	-		$\vdash$			
Ö	Ö	ت ت	15																								
1 1 1		1 1	16										<u> </u>			L_											
			17		$\dashv$				_	├	-	₩	├	<u> </u>	├	⊢	_	-		-				$\vdash$			
			19			_			-		-	-	-	-			-					-				$\overline{}$	
			20						1	30.7	68	-	F. Common		13		7	- 57			×.11		3	2		472	10.5%
			21		Want.			The first	delingur- Albania			77.	100	112/112	2:32		8-	OR.	10018							101	
			22		24.		1000		i de la	175.5	1		100	1	4.7	-						1	4		200	1 1	
			24		415	200	25.	3.00	115.0	Se	100			130		8.05					E 170	5.53	7 - 1	-			
			25		2.5		10		Tomas I		72.55		13.5			100			100		y-1	25			All Comments	4	(Sec.)
			26		100	4	40.0		11-17	1	100	122	50		-			-	-1.			10010					1025
			27	y .			- MC						100				11.00	AN W			10,151	12.2					
		1 1	29	16.74.7 16.74.7	12	M.		-1			100	-17	Pil.						SEF	-					11197 154		
			30																								
			31				_	_	<u> </u>	_	<u> </u>	$\vdash$			-				Н		-	-	<u> </u>		_	$\vdash$	$\vdash$
			32				-				-	├	┼		-	╁	-	-	$\vdash$	-	<del> </del>			-		$\vdash$	$\vdash$
			34									<u> </u>			T	T					- 11			T			
			35 36																								
	TS		36				┢┈		-	-	ļ	i–	-	-	-	┢	-	-	$\vdash$	$\vdash$	├		<u> </u>	⊬		-	
	A A	11	38						-		-	$\vdash$	<u> </u>	-	-	-	<del>                                     </del>	-	$\vdash$		-	-	_	┼-	-		
# #	اليا	#	38 39																		1						
ME	0	шш	40		1777				15	1.52			11111		110	F 5.3		765	100	2 1	3-	0 /-/				7/2/9.	e de la companya de l
NA OBI	BEI	TABLE.	41	1127			35		-	770		\	200	part	-		12.78	2.3	one	15/ 16	5. s		103			- 1.	(2017) 179.03
EB SE	<b>∑</b>	Z I	42 43			4.0		Sin	-					25			750		7 9	-30			- 4		220	3.0	
CUSTOMER NAME PURCHASE ORDER #	TOTAL NUMBER OF PARTS	PROGRAM TABLE # REV DATE	44	7 25			ine -	73.					2/1	e de la companya de l		701			23	1/1	1	= 1/4			-		
IST.	ΙŽ	ე   	45			ayin B	221		or ba		CA.A.	967	-				1217-2		600	2100	- 1	100	(47)	836	27.5	500	
S J S	2	PROG REV_	46	3.05	: Jr	100				- 3	1.80	wig.	-	107	34				A 1	-00	-	-	27			15.72	
			4/	1 : 3	-			12			F- C.	of the	1	17:	100	10		2	-		15.5	- 1		1	174		0.14


# PUNCHED CARD CODING FORMAT

The FPLA Program Table can be supplied directly to Signetics in punched card form,


using standard 80-column IBM cards. For each FPLA Program Table, the customer should prepare in input card deck in accordance with the following format. Product Term cards 3 through 50 can be in any

order. Not all 48 Product Terms need to be present. Unused Product Terms require no entry cards, and will be skipped during the actual programming sequence:


# CARD NO.1—Free format within designated fields.




## CARD NO. 2-



# CARD NO. 3 through NO. 50



# **CARD NO. 51**



Output Active Level entries are determined in accordance with the following table:

OUTPUT ACTIVE LEVEL								
Active high H	Active low							

#### NOTES

- 1. Polarity programmed once only.
- 2. Enter (H) for all unused outputs.

Input Variable entries are determined in accordance with the following table:

INPUT VARIABLE								
lm	Im	Don't care						
H	L	— (dash)						

NOTE

Enter (-) for unused inputs of used P-terms.

Output Function entries are determined in accordance with the following table:

OUTPUT FUNCTION									
Product term present in Fp A	Product term not present in Fp • (period)								

#### NOTES

- 1. Entries independent of output polarity.
- 2. Enter (A) for unused outputs of used P-terms.

# TWX TAPE CODING FORMAT

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:

LEADE (C/R)	H E 1 L	MAIN (C/R) EADING   MIN.	HEADING (1)	RUBOUTS MIN.	PROGRAM TABLE DATA (1)	(C/R) MIN.	HEADING (N)	RUBOUTS MIN.	PROGRAM TABLE DATA (N)	TRAILERK (C/R)
	AIN HEADI er used or		ning of tap	e includes t	he following info	ormation,	with each e	ntry preced	led by a (\$) chara	cter,
1. Customer Name						4. Purchase Order No.				
2. Customer TWX No						5. Number of Program Tables				
3. Date						6. Total Number of Parts				
		ING should co			ation pertinent t	o each P	rogram Ta	ble as follo	ws, with each e	entry
1. Signetics Device No.						4. Date				
2. Program Table No.					5.	5. Customer Symbolized Part No.				
3. Revision					6.	6. Number of Parts				
FIELD PROD ACTIVE LEVEL (2 I IDENTIFIER ST				MANDATORY)  UCT TERM NUMBER  DECIMAL DIGITS)  PART OF DATA FIELD  NPUT VARIABLE IDENTIFIER  INPUT VARIABLE DATA  (16 DIGITS H/L/-)  (17 DIGITS H/L/-)			FUNCTION II	(CONTROL C) ON IDENTIFIER N DATA INPUT AND OUTPUT DATA FOR		
					$ _{8} _{7} _{6} _{5} _{4} _{3} _{2} _{1} _{0}$ * ce with the follo			P 01.	* F*	P <b>F</b> <sub>0</sub> <b>E</b> T
INPUT VARIABLE				OUTPUT FUNCTION				OUTPUT ACTIVE LEVEL		
Im H	Im Don't care L – (dash)			present in Fp pr			uct term not esent in Fp (period)		high /	Active low L
OTE	L			NOTES		-		NOTES		
	r unusedinpul	ts of used P-terms.		1. Entries ind	dependent of output plants of		- 1	1. Polarity pro	grammed once only.	

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

# NOTES

- Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
- P-Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
- Any P-Term can be deleted entirely by inserting the character (E) immediately following the P-Term number to be deleted, i.e., \*P 25E deletes P-Term 25.
- To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups, but only preceding an asterisk (\*).
- Comments are allowed between data fields, provided that an asterisk (\*) is not used in any Heading or Comment entry.

# **TYPICAL APPLICATIONS**

