


## DESCRIPTION

The 82S100 (tri-state outputs) and the 82S101 (open collector outputs) are Bipolar Programmable Logic Arrays, containing 48 product terms (AND terms), and 8 sum terms (OR terms). Each OR term controls an output function which can be programmed either true active-high ( $F_p$ ), or true active-low ( $F_{\bar{p}}$ ). The true state of each output function is activated by any logical combination of 16-input variables, or their complements, up to 48 terms. Both devices are field programmable, which means that custom patterns are immediately available by following the fusing procedure outlined in this data sheet.

The 82S100 and 82S101 are fully TTL compatible, and include chip-enable control for expansion of input variables, and output inhibit. They feature either open collector or tri-state outputs for ease of expansion of product terms and application in bus-organized systems.

Both devices are available in commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S100/101,I or N, and for the military temperature range (-55°C to +125°C) specify S82S100/101,I.

## FPLA EQUIVALENT LOGIC PATH



## LOGIC FUNCTION

Typical Product Term:

$$P_0 = I_0 \cdot I_1 \cdot \bar{I}_2 \cdot I_5 \cdot \bar{I}_{13}$$

Typical Output Functions:

$$F_0 = (\bar{CE}) + (P_0 + P_1 + P_2) \text{ @ } S = \text{Closed}$$

$$F_0 = (\bar{CE}) + (P_0 \cdot P_1 \cdot P_2) \text{ @ } S = \text{Open}$$


### NOTE

For each of the 8 outputs, either the function  $F_p$  (active-high) or  $F_{\bar{p}}$  (active-low) is available, but not both. The required function polarity is programmed via link (S).

## APPLICATIONS

- CRT display systems
- Random logic
- Code conversion
- Peripheral controllers
- Function generators
- Look-up and decision tables
- Microprogramming
- Address mapping
- Character generators
- Sequential controllers
- Data security encoders
- Fault detectors
- Frequency synthesizers

## PIN CONFIGURATION




## TRUTH TABLE

MODE	$P_n$	$\bar{CE}$	$Sr \text{ ? } I(P_n)$	$F_p$	$F_{\bar{p}}$
Disabled (82S101)		1	X	1	1
Disabled (82S100)		1	X	Hi-Z	Hi-Z
Read	1	0	Yes	1	0
	0	0		0	1
	X	0	No	0	1

## THERMAL RATINGS

TEMPERATURE	MILITARY	COMMERCIAL
Maximum junction	175°C	150°C
Maximum ambient	125°C	75°C
Allowable thermal rise ambient to junction	50°C	75°C

## LOGIC DIAGRAM



**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

PARAMETER		RATING		UNIT
		Min	Max	
V <sub>CC</sub>	Supply voltage		+7	V <sub>dc</sub>
V <sub>IN</sub>	Input voltage		+5.5	V <sub>dc</sub>
V <sub>OUT</sub>	Output voltage		+5.5	V <sub>dc</sub>
I <sub>IN</sub>	Input currents	-30	+30	mA
I <sub>OUT</sub>	Output currents		+100	mA
T <sub>A</sub>	Temperature range			°C
	Operating			
	N82S100/101	0	+75	
	S82S100/101	-55	+125	
T <sub>STG</sub>	Storage	-65	+150	

**DC ELECTRICAL CHARACTERISTICS**

N82S100/101: 0° ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S100/101: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER		TEST CONDITIONS	N82S100/101			S82S100/101			UNIT
			Min	Typ	Max	Min	Typ	Max	
V <sub>IH</sub>	Input voltage <sup>3</sup>	V <sub>CC</sub> = Max V <sub>CC</sub> = Min V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA	2			2			V
V <sub>IL</sub>	High				0.85			0.8	
V <sub>IC</sub>	Low			-0.8	-1.2		-0.8	-12	
V <sub>OH</sub>	Output voltage	V <sub>CC</sub> = Min I <sub>OL</sub> = 9.6mA I <sub>OH</sub> = -2mA	2.4			2.4			V
V <sub>OL</sub>	High (82S100) <sup>3,6</sup>			0.35	0.45		0.35	0.50	
	Low <sup>3,6</sup>								
I <sub>IH</sub>	Input current	V <sub>IN</sub> = 5.5V V <sub>IN</sub> = 0.45V		<1	25		<1	50	μA
I <sub>IL</sub>	High			-10	-100		-10	-150	
	Low								
I <sub>OLK</sub>	Output current	V <sub>CC</sub> = Max V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 5.5V V <sub>OUT</sub> = 0.45V V <sub>OUT</sub> = 0V		1	40		1	60	μA
I <sub>O(OFF)</sub>	Leakage <sup>7</sup>			1	40		1	60	μA
	Hi-Z state (82S100) <sup>7</sup>			-1	-40		-1	-60	
I <sub>OS</sub>	Short circuit (82S100) <sup>4,8</sup>		-20		-70	-15		-85	mA
I <sub>CC</sub>	V <sub>CC</sub> supply current <sup>9</sup>	V <sub>CC</sub> = Max		120	170		120	180	mA
C <sub>IN</sub>	Capacitance <sup>7</sup>	V <sub>CC</sub> = 5.0V V <sub>IN</sub> = 2.0V V <sub>OUT</sub> = 2.0V		8			8		pF
	Input			17			17		
C <sub>OUT</sub>	Output								

**AC ELECTRICAL CHARACTERISTICS**

R<sub>1</sub> = 470Ω, R<sub>2</sub> = 1kΩ, C<sub>L</sub> = 30pF  
N82S100/101: 0° ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S100/101: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V


PARAMETER		TO	FROM	N82S100/101			S82S100/101			UNIT
				Min	Typ <sup>2</sup>	Max	Min	Typ <sup>2</sup>	Max	
T <sub>IA</sub>	Access time	Output	Input		35	50		35	80	ns
T <sub>CE</sub>	Input				15	30		15	40	
	Chip enable	Output	Chip enable							
T <sub>CD</sub>	Disable time	Output	Chip enable		15	30		15	40	ns
	Chip disable									

NOTES on following page.


## NOTES

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device of these or any other condition above those indicated in the operation of the device specifications is not implied.
- All typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .
- All voltage values are with respect to network ground terminal.
- Test one at the time.
- Measured with  $V_{IL}$  applied to  $\overline{CE}$  and a logic high stored.
- Measured with a programmed logic condition for which the output test is at a low logic level. Output sink current is applied thru a resistor to  $V_{CC}$ .
- Measured with:  $V_{IH}$  applied to  $\overline{CE}$ .
- Duration of short circuit should not exceed 1 second.
- $I_{CC}$  is measured with the chip enable input grounded, all other inputs at 4.5V and the outputs open.

## TEST LOAD CIRCUIT



## TIMING DIAGRAM



## TIMING DEFINITIONS

- $T_{CE}$**  Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- $T_{CD}$**  Delay between when Chip Enable becomes high and Data Output is in off state (Hi-Z or high).
- $T_{IA}$**  Delay between beginning of valid input variable (with Chip Enable low) and when Data Output becomes valid.

## VIRGIN DEVICE

The 82S100/101 are shipped in an unprogrammed state, characterized by:

- All internal Ni-Cr links are intact.
- Each product term (P-term) contains both true and complement values of every input variable  $I_m$  (P-terms always logically "false").

- The "OR" Matrix contains all 48-P-terms.
- The polarity of each output is set to active high ( $F_p$  function).
- All outputs are at a low logic level.


## RECOMMENDED PROGRAMMING PROCEDURE

To program each of 8 Boolean logic functions of 16 true or complement variables, including up to 48 P-terms, follow the Program/Verify procedures for the "AND" matrix, "OR" matrix, and output polarity outlined below. To maximize recovery from programming errors, leave all links in unused device areas intact.

## SET-UP

Terminate all device outputs with a 10K resistor to +5V. Set GND (pin 14) to 0V.

## VOLTAGE WAVEFORM



## Output Polarity

### PROGRAM ACTIVE LOW ( $F_p$ FUNCTION)

Program output polarity before programming "AND" matrix and "OR" matrix. Program 1 output at the time. (S) links of unused outputs are not required to be fused.

- Set FE (pin 1) to  $V_{FEL}$ .
- Set  $V_{CC}$  (pin 28) to  $V_{CCCL}$ .
- Set  $\overline{CE}$  (pin 19), and  $I_0$  through  $I_{15}$  to  $V_{IH}$ .
- Apply  $V_{OPH}$  to the appropriate output, and remove after a period  $t_p$ .
- Repeat step 4 to program other outputs.

### VERIFY OUTPUT POLARITY

- Set FE (pin 1) to  $V_{FEL}$ ; set  $V_{CC}$  (pin 28) to  $V_{CCCL}$ .
- Enable the chip by setting  $\overline{CE}$  (pin 19) to  $V_{IL}$ .
- Address a non-existent P-term by applying  $V_{IH}$  to all inputs  $I_0$  through  $I_{15}$ .
- Verify output polarity by sensing the logic state of outputs  $F_0$  through  $F_7$ . All outputs at a high logic level are programmed active low ( $F_p$  function), while all outputs at a low logic level are programmed active high ( $F_p$  function).
- Return  $V_{CC}$  to  $V_{CCP}$  or  $V_{CCL}$ .

# **"AND" Matrix**

## **PROGRAM INPUT VARIABLE**

Program one input at the time and one P-term at the time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.

1. Set FE (pin 1) to VFEL, and VCC (pin 28) to VCCP.
2. Disable all device outputs by setting CE (pin 19) to VIH.
3. Disable all input variables by applying VIX to inputs I0 through I15.
4. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs F0 through F5 with F0 as LSB. Use standard TTL logic levels VOHF and VOLF.
- 5a. If the P-term contains neither I0 nor I0 (input is a Don't Care), fuse both I0 and I0 links by executing both steps 5b and 5c, before continuing with step 7.
- 5b. If the P-term contains I0, set to fuse the I0 link by lowering the input voltage at I0 from VIX to VIH. Execute step 6.
- 5c. If the P-term contains I0, set to fuse the I0 link by lowering the input voltage at I0 from VIX to VIL. Execute step 6.
- 6a. After tD delay, raise FE (pin 1) from VFEL to VFEH.
- 6b. After tD delay, pulse the CE input from VIH to VIX for a period tP.
- 6c. After tD delay, return FE input to VFEL.
7. Disable programmed input by returning I0 to VIX.
8. Repeat steps 5 through 7 for all other input variables.
9. Repeat steps 4 through 8 for all other P-terms.
10. Remove VIX from all input variables.

## **VERIFY INPUT VARIABLE**

1. Set FE (pin 1) to VFEL; set VCC (pin 28) to VCCP.
2. Enable F7 output by setting CE to VIX.
3. Disable all input variables by applying VIX to inputs I0 through I15.
4. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs F0 through F5.

5. Interrogate input variable I0 as follows:
  - A. Lower the input voltage at I0 from VIX to VIH, and sense the logic state of output F7.
  - B. Lower the input voltage at I0 from VIH to VIL, and sense the logic state output F7.

The state of I0 contained in the P-term is determined in accordance with the following truth table:

		INPUT VARIABLE STATE CONTAINED IN P-TERM	
I0	F7		
0	1	I0	
1	0	I0	
0	0	I0	
1	1	I0	
0	1	Don't Care	
1	1	Don't Care	
0	0	(I0), (I0)	
1	0	(I0), (I0)	

Note that 2 tests are required to uniquely determine the state of the input variable contained in the P-term.

6. Disable verified input by returning I0 to VIX.
7. Repeat steps 5 and 6 for all other input variables.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove VIX from all input variables.

# **"OR" MATRIX**

## **PROGRAM PRODUCT TERM**

Program one output at the time for one P-term at the time. All Pn links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.

1. Set FE (pin 1) to VFEL.
2. Disable the chip by setting CE (pin 19) to VIH.
3. After tD delay, set VCC (pin 28) to VCCS, and inputs I6 through I15 to VIH, VIL, or VIX.
4. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input

variables I0 through I5, with I0 as LSB.

- 5a. If the P-term is contained in output function F0 (F0 = 1 or F0 = 0), got to step 6, (fusing cycle not required).
- 5b. If the P-term is **not** contained in output function F0 (F0 = 0 or F0 = 1), set to fuse the Pn link by forcing output F0 to VOPF.
- 6a. After tD delay, raise FE (pin 1) from VFEL to VFEH.
- 6b. After tD delay, pulse the CE input from VIH to VIX for a period tP.
- 6c. After tD delay, return FE input to VFEL.
- 6d. After tD delay, remove VOPF from output F0.
7. Repeat steps 5 and 6 for all other output functions.
8. Repeat steps 4 through 7 for all other P-terms.
9. Remove VCCS from VCC.


## **VERIFY PRODUCT TERM**

1. Set FE (pin 1) to VFEL.
2. Disable the chip by setting CE (pin 19) to VIH.
3. After tD delay, set VCC (pin 28) to VCCS, and inputs I0 through I15 to VIH, VIL, or VIX.
4. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables I0 through I5.
5. After tD delay, enable the chip by setting CE (pin 19) to VIL.
6. To determine the status of the Pn link in the "OR" matrix for each output function Fp or Fp\*, sense the state of outputs F0 through F7. The status of the link is given by the following truth table:


OUTPUT		P-TERM LINK
Active High (Fp)	Active Low (Fp*)	
0	1	<b>Fused Present</b>
1	0	

7. Repeat steps 4 through 6 for all other P-terms.
8. Remove VCCS from VCC.


**OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)**



**"AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)**



**"OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)**



**PROGRAMMING SYSTEM SPECIFICATIONS<sup>1</sup> (T<sub>A</sub> = +25°C)**

PARAMETER		TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
V <sub>CCS</sub>	V <sub>CC</sub> supply (program/verify "OR", verify output polarity) <sup>2</sup>	I <sub>CCS</sub> = 550mA, min, Transient or steady state	8.5	8.75	9.0	V
V <sub>CCL</sub>	V <sub>CC</sub> supply (program output polarity)		0	0.4	0.8	V
I <sub>CCS</sub>	I <sub>CC</sub> limit (program "OR")	V <sub>CCS</sub> = +8.75 ± .25V	550		1,000	mA
V <sub>OPH</sub>	Output voltage					V
V <sub>OPL</sub>	Program output polarity <sup>3</sup>	I <sub>OPH</sub> = 300 ± 25mA	16.0	17.0	18.0	
	Idle		0	0.4	0.8	
I <sub>OPH</sub>	Output current limit (Program output polarity)	V <sub>OPH</sub> = +17 ± 1V	275	300	325	mA
V <sub>IH</sub>	Input voltage					V
V <sub>IL</sub>	High		2.4		5.5	
	Low		0	0.4	0.8	
I <sub>IH</sub>	Input current					μA
I <sub>IL</sub>	High	V <sub>IH</sub> = +5.5V			50	
	Low	V <sub>IL</sub> = 0V			-500	
V <sub>OHF</sub>	Forced output voltage					V
V <sub>OLF</sub>	High		2.4		5.5	
	Low		0	0.4	0.8	
I <sub>OHF</sub>	Output current					μA
I <sub>OLF</sub>	High	V <sub>OHF</sub> = +5.5V			100	
	Low	V <sub>OLF</sub> = 0V			-1	mA
V <sub>IX</sub>	$\overline{CE}$ program enable level		9.5	10	10.5	V
I <sub>IX1</sub>	Input variables current	V <sub>IX</sub> = +10V			2.5	mA
I <sub>IX2</sub>	$\overline{CE}$ input current	V <sub>IX</sub> = +10V			5.0	mA
V <sub>FEH</sub>	FE supply (program) <sup>3</sup>	I <sub>FEH</sub> = 300 ± 25mA, Transient or steady state	16.0	17.0	18.0	V
V <sub>FEL</sub>	FE supply (idle)	I <sub>FEL</sub> = -1mA, max	1.25	1.5	1.75	V
I <sub>FEH</sub>	FE supply current limit	V <sub>FEH</sub> = +17 ± 1V	275	300	325	mA
V <sub>CCP</sub>	V <sub>CC</sub> supply (program/verify "AND")	I <sub>CCP</sub> = 550mA, min, Transient or steady state	4.75	5.0	5.25	V
I <sub>CCP</sub>	I <sub>CC</sub> limit (program "AND")	V <sub>CCP</sub> = +5.0 ± .25V	550		1,000	mA
V <sub>OPF</sub>	Forced output (program)		9.5	10	10.5	V
I <sub>OPF</sub>	Output current (program)				10	mA
T <sub>R</sub>	Output pulse rise time		10		50	μs
t <sub>P</sub>	$\overline{CE}$ programming pulse width		0.3	0.4	0.5	ms <sup>5</sup>
t <sub>D</sub>	Pulse sequence delay		10			μs
T <sub>PR</sub>	Programming time			0.6		ms
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle				50	%
F <sub>L</sub>	Fusing attempts per link				2	cycle
V <sub>S</sub>	Verify threshold <sup>4</sup>		1.4	1.5	1.6	V

**NOTES**

- These are specifications which a Programming System must satisfy in order to be qualified by Signetics.
- Bypass V<sub>CC</sub> to GND with a 0.01μf capacitor to reduce voltage spikes.
- Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
- V<sub>S</sub> is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
- These are new limits resulting from device improvements, and which supersede, but do not obsolete the performance requirements of previously manufactured programming equipment.

### 16X48X8 FPLA PROGRAM TABLE

[illegible]

\* Input and Output fields of unused P-terms can be left blank. Unused inputs and outputs are FPLA terminals left floating.

## PUNCHED CARD CODING FORMAT

The FPLA Program Table can be supplied directly to Signetics in punched card form.

using standard 80-column IBM cards. For each FPLA Program Table, the customer should prepare in input card deck in accordance with the following format. Product Term cards 3 through 50 can be in any

order. Not all 48 Product Terms need to be present. Unused Product Terms require no entry cards, and will be skipped during the actual programming sequence:

**CARD NO.1—Free format within designated fields.**

[illegible]

**CARD NO. 2—**

[illegible]

**CARD NO. 3 through NO. 50**

[illegible]

**CARD NO. 51**

[illegible]

**Output Active Level entries are determined in accordance with the following table:**

OUTPUT ACTIVE LEVEL	
Active high H	Active low L

## NOTES

1. Polarity programmed once only.
2. Enter (H) for all unused outputs.

**Input Variable entries are determined in accordance with the following table:**

INPUT VARIABLE		
Im H	$\overline{\text{Im}}$ L	Don't care — (dash)

**NOTE**

Enter (—) for unused inputs of used P-terms.

Output Function entries are determined in accordance with the following table:

OUTPUT FUNCTION	
Product term present in $F_P$ A	Product term <i>not</i> present in $F_P$ • (period)

## NOTES

1. Entries independent of output polarity.
2. Enter (A) for unused outputs of used P-terms.




### TWX TAPE CODING FORMAT

The FPLA Program Table can be sent to Signetics in ASCII code format via airmail using any type of 8-level tape (paper, mylar, fanfold, etc.), or via TWX: just dial (910) 339-

9283, tell the operator to turn the paper puncher on, and acknowledge. At the end of transmission instruct the operator to send tape to Signetics Order Entry.

A number of Program Tables can be se-

quentially assembled on a continuous tape as follows, however limit tape length to a roll of 1.75 inch inside diameter, and 4.25 inch outside diameter:




A. The MAIN HEADING at the beginning of tape includes the following information, with each entry preceded by a (\$) character, whether used or not:

1. Customer Name \_\_\_\_\_
2. Customer TWX No. \_\_\_\_\_
3. Date \_\_\_\_\_
4. Purchase Order No. \_\_\_\_\_
5. Number of Program Tables \_\_\_\_\_
6. Total Number of Parts \_\_\_\_\_

B. Each SUB HEADING should contain specific information pertinent to each Program Table as follows, with each entry preceded by a (\$) character, whether used or not:

1. Signetics Device No. \_\_\_\_\_
2. Program Table No. \_\_\_\_\_
3. Revision \_\_\_\_\_
4. Date \_\_\_\_\_
5. Customer Symbolized Part No. \_\_\_\_\_
6. Number of Parts \_\_\_\_\_

C. Program Table data blocks are initiated with an STX character, and terminated with an ETX character. The body of the data consists of Output Active Level, Product Term, and Output Function information separated by appropriate identifiers in accordance with the following format:



Entries for the 3 Data Fields are determined in accordance with the following Table:

INPUT VARIABLE			OUTPUT FUNCTION		OUTPUT ACTIVE LEVEL	
$I_m$ H	$\bar{I}_m$ L	Don't care — (dash)	Product term present in $F_p$ A	Product term not present in $F_p$ • (period)	Active high H	Active low L

#### NOTE

Enter (—) for unused inputs of used P-terms.

#### NOTES

1. Entries independent of output polarity.
2. Enter (A) for unused outputs of used P-terms.

#### NOTES

1. Polarity programmed once only.
2. Enter (H) for all unused outputs.

Although the Product Term data are shown entered in sequence, this is not necessary. It is possible to input only one Product Term, if desired. Unused Product Terms require no entry. ETX signalling end of Program Table may occur with less than the maximum number of Product Terms entered.

#### NOTES

1. Corrections to any entry can be made by backspace and rubout. However, limit consecutive rubouts to less than 25.
2. P-Terms can be re-entered any number of times. The last entry for a particular P-Term will be interpreted as valid data.
3. Any P-Term can be deleted entirely by inserting the character (E) immediately following the P-Term number to be deleted, i.e., \*P 25E deletes P-Term 25.
4. To facilitate an orderly Teletype print out, carriage returns, line feeds, spaces, rubouts etc. may be interspersed between data groups, but only preceding an asterisk (\*).
5. Comments are allowed between data fields, provided that an asterisk (\*) is not used in any Heading or Comment entry.

**TYPICAL APPLICATIONS**

