

DESCRIPTION

The organization of this device allows byte manipulation of data, including parity. Where parity is not monitored, the ninth bit can be used as a flag or status indicator for each word stored. With a typical access time of 30ns, it is ideal for scratch-pad, push-down stacks, buffer memories, and other internal memory applications in which cost and performance requirements dictate a wide data path in favor of word depth.

The 82S09 features open collector outputs, chip enable input, and a very low current npn input structure to enhance memory expansion.

During Write operation, the logic state of the device output follows the complement of the data input being written. This feature allows faster execution of Write-Read cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a Write cycle.

The 82S09 is available in the commercial and military temperature ranges. For the commercial temperature ranges. (0°C to +75°C) specify N82S09, and for the military temperature range (-55°C to +125°C) specify S82S09.


FEATURES

- Address access time:
N82S09: 45ns max
S82S09: 80ns max
- Write cycle time:
N82S09: 45ns max
S82S09: 75ns max
- Power dissipation: 1.3mW/bit typ
- Input loading:
N82S09: -100 μ A max
S82S09: -150 μ A max
- Output follows complement of data input during Write
- On-chip address decoding
- Schottky clamped
- Fully TTL compatible

APPLICATIONS

- Buffer memory
- Control register
- FIFO memory
- Push down stack
- Scratch pad

PIN CONFIGURATION




TRUTH TABLE

| MODE | CE | WE | I _N | O _N |
|-----------|----|----|----------------|---------------------------|
| Read | 0 | 1 | X | Complement of data stored |
| Write "0" | 0 | 0 | 0 | 1 |
| Write "1" | 0 | 0 | 1 | 0 |
| Disabled | 1 | X | X | 1 |

X = Don't care

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|-------------------------|------|
| V _{CC} Supply voltage | +7 | Vdc |
| V _{IN} Input voltage | +5.5 | Vdc |
| V _{OH} Output voltage High (82S10) | +5.5 | Vdc |
| T _A Temperature range Operating N82S09 S82S09 | 0 to +75 -55 to +125 | °C |
| T _{STG} Storage | -65 to +150 | |

DC ELECTRICAL CHARACTERISTICS¹ N82S09: 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V
S82S09: -55°C ≤ T_A ≤ +125°C, 4.5V ≤ V_{CC} ≤ 5.5V

| PARAMETER ¹ | TEST CONDITIONS | N82S09 | | | S82S09 | | | UNIT |
|---|--|--------|------------------|------|--------|------------------|------|------|
| | | Min | Typ ² | Max | Min | Typ ² | Max | |
| V _{IL} Input voltage Low | V _{CC} = Min | 2.0 | | .85 | 2.2 | | .80 | V |
| V _{IH} Input voltage High | V _{CC} = Max | | | | | | | |
| V _{IC} Clamp ³ | V _{CC} = Min, I _{IN} = +12mA | | -1.0 | -1.5 | | -1.0 | -1.5 | |
| V _{OL} Output voltage Low ⁴ | V _{CC} = Min, I _{OL} = 6.4mA | | 0.35 | 0.5 | | 0.35 | 0.5 | V |
| I _{IL} Input current Low | V _{IN} = 0.45V | | -10 | -100 | | -10 | -150 | μA |
| I _{IH} Input current High | V _{IN} = 5.5V | | 1 | 25 | | 1 | 40 | |
| I _{OLK} Output current Leakage ⁵ | V _{CC} = Max, V _{OUT} = 5.5V | | 1 | 40 | | 1 | 60 | μA |
| I _{CC} V _{CC} supply current ⁶ | V _{CC} = Max | | 150 | 190 | | 150 | 200 | mA |
| C _{IN} Capacitance Input | V _{CC} = 5.0V V _{IN} = 2.0V | | 5 | | | 5 | | pF |
| C _{OUT} Capacitance Output | V _{OUT} = 2.0V | | 8 | | | 8 | | |

AC ELECTRICAL CHARACTERISTICS


 $R_1 = 600\Omega$, $R_2 = 900\Omega$, $C_L = 30\text{pF}$, See ac test loadN82S09: $0^\circ \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$ S82S09: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

| PARAMETER | TO | FROM | N82S09 | | | S82S09 | | | UNIT |
|---|--------------|--------------|--------|------------------|-----|--------|------------------|-----|------|
| | | | Min | Typ ² | Max | Min | Typ ² | Max | |
| T _{AA} Access time | | | | 30 | 45 | | 30 | 80 | ns |
| T _{CE} Address Chip enable | | | | 15 | 30 | | 15 | 50 | |
| T _{CD} Disable time | Output | Chip enable | | 15 | 30 | | 15 | 50 | ns |
| T _{WD} Valid time | Output | Write enable | | 25 | 50 | | 25 | 80 | ns |
| T _{WSA} Setup and hold time | | | | | | | | | ns |
| T _{WHA} Setup time | Write enable | Address | 5 | 0 | | 10 | 0 | | |
| T _{WHD} Hold time | Write enable | Data in | 35 | 25 | | 50 | 25 | | |
| T _{WSC} Setup time | Write enable | CE | 5 | 0 | | 10 | 0 | | |
| T _{WHC} Hold time | Write enable | CE | 5 | 0 | | 10 | 0 | | |
| T _{WP} Pulse width Write enable | | | 35 | 25 | | 50 | 25 | | ns |


NOTES

1. All voltage values are with respect to network ground terminal.
2. All typical values are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.
3. Test each input one at a time.
4. Measured with the logic low stored. Output sink current is supplied through a resistor to V_{CC} .
5. Measured with V_{IH} applied to CE.
6. I_{CC} is measured with the write enable and memory enable input grounded, all other inputs at 4.5V , and the outputs open.
7. Minimum required to guarantee a Write into the slowest bit.
8. The operating ambient temperature ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a 2-minute warm-up.


TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



TIMING DIAGRAMS



MEMORY TIMING DEFINITIONS

- TCE** Delay between beginning of Chip Enable low (with Address valid) and when Data Output becomes valid.
- TCD** Delay between when Chip Enable becomes high and Data Output is in off state.
- TAA** Delay between beginning of valid Address (with Chip Enable low) and when Data Output becomes valid.
- TWSC** Required delay between beginning of valid Chip Enable and beginning of Write Enable pulse.
- TWHD** Required delay between end of Write Enable pulse and end of valid Input Data.
- TWP** Width of Write Enable pulse.
- TWSA** Required delay between beginning of valid Address and beginning of Write Enable pulse.
- TWSD** Required delay between beginning of valid Data Input and end of Write Enable pulse.
- TWD** Delay between beginning of Write Enable pulse and when Data Output reflects complement of Data Input.
- TWHC** Required delay between end of Write Enable pulse and end of Chip Enable.
- TWHA** Required delay between end of Write Enable pulse and end of valid Address.