PRESETTABLE LOW POWER DECADE/BINARY COUNTER

8292 8293

DIGITAL 8000 SERIES TTL/MSI

DESCRIPTION

The 8292 Decade Counter and 8293 Binary Counter are low power devices providing a wide variety of counter/storage register applications with a minimum number of packages.

The 8292 Decade Counter can be connected in the familiar BCD counting mode, in a divide-by-two and divide-by-five configuration or in the Bi-Quinary mode. The Bi-Quinary mode produces a square wave output which is particularly useful in frequency synthesizer applications.

The 8293 Binary Counter may be connected as a divide-bytwo, four, eight, or sixteen counter.


Both devices have strobed parallel-entry capability so that the counter may be set to any desired output state, A "1" or "0" at a data input will be transferred to the associated output when the strobe input is put at the "0" level. For additional flexibility, both units are provided with a reset input which is common to all four bits. A "0" on the reset line produces "0" at all four outputs.

The counting operation is performed on the falling (negativegoing) edge of the input clock pulse.

Triggering requirements are compatible with any of the 8000 Series elements.

The various counter arrangements, as well as additional applications suggestions may be found in the Signetics handbook "DESIGNING WITH MSI," Counters and Shift Registers, Volumn I.

LOGIC DIAGRAMS AND TRUTH TABLES



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
"1" Output Voltage	2.6	3.5		V	0.8V	2.0V	2.0V		AOUT	-100µA	6,8
"0" Output Voltage			0.4	V	0.8V	0.8V	0.87		AOUT	3.2mA	6,9
"0" Input Current									"001		0,5
Data Strobe	-0.1	ļ	-0.4	mA	0.4V		5.25V			ļ	ļ
Data Inputs	-0.1	1	-0.4	mA		0.4V					
Reset	-0.1		-0.6	mA	5.25V		0.4∨				}
Clock 1	-0.1		-0.6	mA	5.25V			0.4V			
Clock 2 (8292)	-0.1	}	-1.2	mA	5.25V	1			0.4V		
Clock 2 (8293)	-0.1		-0.6	mA	5.25V				0.4V		ĺ
"1" Input Current		1								ļ	1
Data Strobe		1	20	μА	4.5V		0.0V				i
Data Inputs			20	μΑ		4.5V			TF.	ļ	
Reset	Ì	1	40	μА	0.0V		4.5V			l	ł
Clock 1		1	40	μΑ	0.0V		1	4.5V			
Clock 2 (8292)	1	l	80	μΑ	0.0V		ļ		4.5V	1	ł
Clock 2 (8293)		1	40	μΑ	0.0V			52	4.5V		
Output Short Circuit Current	-5	1	-45	mA	0.0∨					0.0V	7
Input Voltage Rating			i								}
Data Strobe			l		10mA]
Clock 1 and 2	5.5	1		V			İ	10mA	10mA		
Data Inputs	5.5			V		10mA					
Reset	5.5			V			10mA		1		[

$T_A = 25^{\circ} C$ and $V_{CC} = 5.0 V$


CHARACTERISTICS		LIMITS				TEST CONDITIONS					
	MIN.	TYP.	MAX.	UNITS	DATA STROBE	DATA INPUTS	RESET	CLOCK 1	CLOCK 2	OUTPUTS	NOTES
Power/Current Consumption		52.5/	69/	mw/			0.0∨	0.0∨	0.0∨		13
	1	10	13.1	mA					į		ł
Clock Mode t _{on} Delay			1								
(All Bits)	1	37	55	ns]	,		j		}	10
Clock Mode t _{off} Delay		Į.				,					
(All Bits)		32	55	ns				171			10
Strobed Data t _{on} Delay								ĺ			
(All Bits)		80	100	ns							10
Strobed Data t _{off} Delay		ĺ						ł		(
(All Bits)		80	100	ns							10
Clock Mode Switching Test		l	75	ns				1171	1	ì	12
Strobe Pulse Width		60	75	ns		0.8V	2.0V	2.0V	AOUT		
Reset Pulse Width		45	60	ns	}	2.0V	2.0∨	2.0V	AOUT		ļ
Strobe/Reset Release Time		80		ns					AOUT	- 50	
Toggle Rate	5	10		MHz							


NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive NAND Logic Definition:
- "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased,
- Measurements apply to each output and the associated data input independently.
- 7. Not more than one output should be shorted at a time.
- 8. Output source current is supplied through a resistor to ground.
- 9. Output sink current is supplied through a resistor to V_{CC}.
- 10. Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees the device will reliably trigger on a pulse with a 75ns fall-time or less.
- 13. V_{CC} = 5.25 volts.

AC TEST FIGURES AND WAVEFORMS

CLOCK MODE ton/toff DELAY







INPUT PULSE: Amplitude = 2.6V P.W. = 30ns, 50% to 50% $t_r = t_f = 5ns$ PRR = 1MHz

NOTE:

 t_{on} and t_{off} are measured from the clock input of each binary to the Q output of that binary.

STROBED DATA t_{on}/t_{off} DELAY






Strobe, P.A. = 2.6V P.W. = 300 ns, 50% to 50% PRR = 1MHz $t_r = t_f = 5$ ns


Data, P.A. = 2.6V P.W. = 500ns, 50% to 50% PRR = 500KHz t_r = t_f = 5ns

AC TEST FIGURES AND WAVEFORMS (Cont'd) **CLOCK MODE SWITCHING TEST** 8292 B OUTPUT C OUTPUT D OUTPUT. v_{cc} C2 RESET Aout DSTROBE BOUT 12pF ₹ 26k TO OUTPUTS COUT 8293 1 2 3 4 5 6 7 8 910111213141516 DOUT CIRCUIT UNDER TEST D OUTPUT INPUT PULSE: Amplitude = 3.4VP.W. = 100ns, 50% to 50% PRR = 2.5MHz t_r = 20ns t_f = 75ns MINIMUM STROBE PULSE WIDTH RESET PULSE GENERATOR BOUT TO OUTPUTS COUT DOUT A,B,C,D INPUT PULSE: Amplitude = 2.6V $t_r = t_f = 5 \text{ ns max.}$

AC TEST FIGURES AND WAVEFORMS (Cont'd)



AC TEST FIGURES AND WAVEFORMS (Cont'd)



NOTES:

- 1. All resistor values are in ohms.
- All capacitance values are in picofarads and include jig and probe capacitance. Capacitance as measured on Boonton Electronic Corporation Model 75A-S8 Capacitance Bridge or equivalent, f = 1MHz, V_{ac} = 25mV_{rms}.
- 3. All diodes are 1N916.