

DESCRIPTION

The 8260 Arithmetic Logic Element is a monolithic gate array incorporating four full-adders structured in a look-ahead mode. The device may be used as four mutually independent exclusive NOR or AND gates by proper addressing of the inhibit lines.


As a four-bit adder, the 8260 permits high speed parallel addition of four sets of data and features both simultaneous addition on a character to character and on a bit to bit basis

within the package.

When true input variables are used, the true sum is formed at the f output. Inverted input variables produce the complement of the sum of the true variables.

The carry-outs available are: Internally Generated (C_G); Propagated (C_P); and Ripple (C_R). This gives the 8260 complete flexibility when used in Ripple Carry or Anticipated Carry Adder Systems.

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)


CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUT TERMINALS				NOTES
					INPUT TERMINALS									
	MIN.	TYP.	MAX.	UNITS	X _n	Y _n	C _{IN}	C _{INH}	E _{INH}	C _p	C _G	C _R	f _n	
"1" Output Voltage	2.6	3.5		V	2.0	2.0	2.0	2.0	2.0		-800 μA	-800 μA	-800 μA	1
"0" Output Voltage														
f _n , C _G and C _R			0.4	V	0.8	0.8	0.8	0.8	0.8		9.6	9.6	9.6	2
"0" Input Current			0.4	V	2.0	2.0	2.0	2.0	2.0	16 mA	mA	mA	mA	2
X _n and C _{INH}	-0.1		-3.2	mA	0.4	5.25		0.4						
Y _n	-0.1		-3.2	mA	5.25	0.4								
E _{INH} & C _{IN1} , through C _{IN5}	-0.1		-1.6	mA			0.4		0.4					3
"1" Input Current														
X _n and C _{INH}			80	μA	4.5	0V		4.5						
Y _n			80	μA	0V	4.5								
E _{INH} & C _{IN1} , through C _{IN5}			40	μA			4.5		4.5					4
Input Voltage Rating														
X _n and C _{INH}	5.5			V	10mA	0V		10mA						
Y _n	5.5			V	0V	10mA								
E _{INH} & C _{IN1} , through C _{IN5}	5.5			V			10mA		10mA					4
Power/Current Consumption			400/ 76.2	600/ 114.1	mW/ mA									11

T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS					OUTPUT TERMINALS				NOTES
					INPUT TERMINALS									
	MIN.	TYP.	MAX.	UNITS	X _n	Y _n	C _{IN}	C _{INH}	E _{INH}	C _p	C _G	C _R	f _n	
Propagation Delay														
X _n , Y _n and C _{IN} to C _R		14	20	ns										12
X _n and Y _n to C _p and C _G		14	20	ns										12
X _n and Y _n to f _n		24	33	ns										12
C _{IN} to f _n		14	22	ns										12
Output Short Circuit Current														
f _n , C _G and C _R	-20		-70	mA	5.0	5.0	5.0	5.0	5.0		0V	0V	0V	10, 11
C _p	-30		-90	mA	0V					0V				10, 11

NOTES:

- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V_{CC}.
- When testing for separate C_{IN} inputs, tie the remaining C_{IN} inputs to V_{CC}.
- When testing for separate C_{IN} inputs, tie the remaining C_{IN} inputs to ground.
- Keep unused inputs tied to V_{CC} unless otherwise specified.
- All voltage measurements are referenced to the ground terminal.
- Positive current flow is defined as into the terminal referenced.
- Positive logic definition:
"UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Not more than one output should be shorted at a time.
- V_{CC} = 5.25V.
- Refer to AC test figure and waveforms.




3-45

MODE OF OPERATION

INPUTS	Least Significant C _{IN} Inputs to be *	CONTROLS		f	
		C _{INH}	E _{INH}		
X _n , Y _n	0	0	0	Σ _n	Add
	0	0	1	--	Not Used
	0	1	0	X _n Y _n + X̄ _n Ȳ _n	Coincidence
	0	1	1	X _n Y _n	AND
X̄ _n , Ȳ _n	1	0	0	Σ _n	Add
	1	0	1	--	Not Used
	1	1	0	X̄ _n Ȳ _n + X _n Y _n	Coincidence
	1	1	1	X̄ _n Ȳ _n	AND

*Least significant of a "Multiple Package" adder system.

FUNCTIONAL BLOCK DIAGRAM




TRUTH TABLES

C _{INH} = 1 → A _n = 1 C _{INH} = 0 → A _n =													
C _{IN}	A ₁	A ₁	X ₁	Y ₁	A ₂	A ₂	X ₂	Y ₂	A ₃	A ₃	X ₃	Y ₃	A ₄
0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	1	0	0	0	1	0
		0	1	0	0	0	1	0	0	0	1	0	0
		0	1	1	0	1	1	1	1	0	1	1	1
		1	0	0	0	1	0	0	0	1	0	0	0
		1	0	1	1	1	0	1	1	1	0	1	1
		1	1	0	1	1	1	0	1	1	1	0	1
		1	1	1	1	1	1	1	1	1	1	1	1






A _n	B _n	f _n
0	0	1
0	1	0
1	0	0
1	1	1

E _{INH}	X _n	Y _n	B _n
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

AC TEST FIGURE AND WAVEFORMS



NOTE: Scope terminals to be $\leq \frac{1}{4}$ " from Package Pins.




STEP NO.	DELAY FROM-TO	SWITCH POSITION												WAVEFORM TYPE	
		DRIVEN INPUTS	OTHER INPUTS												
			X ₁	Y ₁	X ₂	Y ₂	X ₃	Y ₃	X ₄	Y ₄	C _{1N}	E _{INH}	C _{1NH}		
1	X _n to C _R or X _n to C _p	2	2	1	2	1	2	1	2	1	2	2	2	A, B C, D	
2	Y _n to C _R or Y _n to C _p	2	1	2	1	2	1	2	1	2	2	2	2	A, B C, D	
3	X _n , Y _n to f _n	2	1	1	1	1	1	1	1	1	1	1	1	A, B	
4	C _{1N} to C _R	2	2	2	2	2	2	2	2	2	2	2	2	A, B	
5	C _{1N} to f _n	2	1	2	1	2	1	2	1	2	2	2	2	C, D	

TYPICAL APPLICATIONS

The 8260 contains the control logic necessary to allow operation as a general purpose arithmetic logic device. Below, the internal carries are inhibited to effect Exclusive-NOR or coincidence operation. The 8260 may also be operated as four independent

AND gates to implement masking and similar requirements of micro-programming.

The Ripple Adder System is the simplest but also the slowest application of the 8260. The typical total addition time (input to sum output for 12-bit ripple adder is 42ns).



The Fast Adder System provides complete carry look-ahead addition for words to 24 bits in length and is the fastest application of

the 8260 units. The typical total addition time for a 24 bit fast adder is 42ns.

