

# 8-INPUT DIGITAL MULTIPLEXER

8230  
8231  
8232

DIGITAL 8000 SERIES TTL/MSI

## DESCRIPTION

The 8-Input Digital Multiplexer is the logical equivalent of a single-pole, 8 position switch whose position is specified by a 3-bit input address.

The 8230 incorporates an INHIBIT input which, when low, allows the one-of-eight inputs selected by the address to appear on the  $f$  output and, in complement, on the  $\bar{f}$  output. With the INHIBIT input high, the  $f$  output is unconditionally low and the  $\bar{f}$  output is unconditionally high. The 8230 is a functional and pin-for-pin replacement for the 9312.


The 8231 is a variation of the 8230 that provides open collector output  $\bar{f}$  for expansion of input terms. The 8232 is similar to the 8230 except in the effect of the INHIBIT input on the  $\bar{f}$  output. With the INHIBIT low, the selected input appears at the  $f$  output and, in complement, on the  $\bar{f}$  output. With the INHIBIT input high, both the  $f$  and the  $\bar{f}$  output are unconditionally low.

## TRUTH TABLE

ADDRESS			DATA INPUTS								OUTPUT			
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	INH	f	8230 8231 f	8232 f
0	0	0	x	x	x	x	x	x	x	1	0	1	0	0
0	0	1	x	x	x	x	x	x	1	x	0	1	0	0
0	1	0	x	x	x	x	x	1	x	x	0	1	0	0
0	1	1	x	x	x	x	1	x	x	x	0	1	0	0
1	0	0	x	x	x	1	x	x	x	x	0	1	0	0
1	0	1	x	x	1	x	x	x	x	x	0	1	0	0
1	1	0	x	1	x	x	x	x	x	x	0	1	0	0
1	1	1	1	x	x	x	x	x	x	x	0	1	0	0
0	0	0	x	x	x	x	x	x	x	0	0	0	1	1
0	0	1	x	x	x	x	x	x	0	x	0	0	1	1
0	1	0	x	x	x	x	0	x	x	x	0	0	1	1
0	1	1	x	x	x	0	x	x	x	x	0	0	1	1
1	0	0	x	x	0	x	x	x	x	x	0	0	1	1
1	0	1	x	x	0	x	x	x	x	x	0	0	1	1
1	1	0	x	0	x	x	x	x	x	x	0	0	1	1
1	1	1	0	x	x	x	x	x	x	x	0	0	1	1
x	x	x	x	x	x	x	x	x	x	x	1	0	1	0

x = don't care

## LOGIC DIAGRAMS



# SIGNETICS DIGITAL 8000 SERIES TTL/MSI – 8230/31/32

## ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	INH	DATA INPUT I <sub>n</sub>	OUTPUTS	
"1" Output Voltage, Output f	2.6	3.5		V	*	*	*	0.8V	2.0V	-800μA	6, 11
Output $\bar{f}$ (8230, 8232)	2.6	3.5		V	*	*	*	2.0V	*	-800μA	6, 11
"1" Output Leakage Current, Output $\bar{f}$ (8231)			150	μA	0.8V	2.0V	2.0V	2.0V	0.6V		14
"0" Output Voltage			0.4	V	0.8V	0.8V	0.8V	0.8V	0.8V	16mA	7, 11
"1" Input Current											
Inputs A <sub>n</sub> , I <sub>n</sub>			40	μA	4.5V	4.5V	4.5V		4.5V		
Input INH, 8230 & 8231			80	μA				4.5V			
Input INH, 8232			80	μA				4.5V			
"0" Input Current											
A <sub>n</sub> , I <sub>n</sub> , INH (8230 & 8231)	-0.1		-1.6	mA	0.4V	0.4V	0.4V		0.4V		
INH, (8232)	-0.1		-3.2	mA				0.4V			

T<sub>A</sub> = 25° C and V<sub>CC</sub> = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS						NOTES
	MIN.	TYP.	MAX.	UNITS	A	A	A	INH	DATA INPUT I <sub>n</sub>	OUTPUTS f $\bar{f}$	
Propagation Delay											
A <sub>n</sub> to $\bar{f}$ (8230, 8232)		19	30	ns							8
A <sub>n</sub> to $\bar{f}$ (8231)		17	30	ns							8
I <sub>n</sub> to $\bar{f}$ (8230, 8232)		11	20	ns							8
$\bar{f}$ to f		10	15	ns							8
I <sub>n</sub> to $\bar{f}$ (8231)		13	24	ns							8
INH to $\bar{f}$ (8230, 8231)		18	30	ns							8
INH to f or $\bar{f}$ (8232)		11	20	ns							8
Power Consumption/Supply Current											
8230, 8231			250/47.7	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		13
8232			262/50.0	mW/mA	4.5V	4.5V	4.5V	4.5V	0V		13
Output Short Circuit Current											
Output f	-20		-70	mA	0V	0V	0V	0V	4.5V	0V	
Output $\bar{f}$ (8230, 8232)	-20		-70	mA	0V	0V	0V	0V	0V	0V	
Input Latch Voltage	5.5			V	10mA	10mA	10mA	10mA	10mA		12


\*See Truth Table for Logical Conditions

### NOTES:

- All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- Positive logic definition: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- Output source current is supplied through a resistor to ground.
- Output sink current is supplied through a resistor to V<sub>CC</sub>.
- Refer to AC Test Figures.
- One AC fan-out is defined as 50pF.
- Manufacturer reserves the right to make design and process changes and improvements.
- By DC tests per the truth table, all inputs have guaranteed thresholds of 0.8V for logical "0" and 2.0V for logical "1".
- This test guarantees operation free of input latch-up over the specific operating power supply voltage range.
- All I<sub>n</sub> data inputs are at 0V. V<sub>CC</sub> = 5.25V.
- Connect an external 1k resistor from V<sub>CC</sub> to the output terminal for this test.

SCHEMATIC DIAGRAMS


8230 AND 8231



\*500Ω Resistor on 8231 only.


Note: All inputs have diode clamping. All outputs have isolation diodes.

8232




Note: All inputs have diode clamping. All outputs have isolation diodes.

## AC TEST FIGURE AND WAVEFORMS




	8320/32	8231
$R_1$	$\infty$	$360\Omega$
$R_2$	$84.5\Omega$	$440\Omega$

## NON-INVERTING PATHS



## INVERTING PATHS



## NOTES:

- 5K, 30pF load includes test jigs and scope impedance.
- Scope terminals to be  $\leq 1\frac{1}{2}''$  from package pins.
- See truth table for logical conditions.

## AC TEST CONDITIONS


STEP NO.	TYPE/S	DELAY FROM-TO	INPUTS				WAVE-FORM TYPE
			$I_0$	$I_1$	$A_0$	INH	
1	ALL	$A_0$ to $\bar{f}$	0 V	$V_{CC}$	P.G.	0 V	C, D
2	ALL	$I_0$ to $\bar{f}$	P.G.	0 V	0 V	0 V	C, D
3	ALL	$\bar{f}$ to $f^*$	P.G.	0 V	0 V	0 V	C, D
4	8230 8231	INH to $\bar{f}$	$V_{CC}$	0 V	0 V	P.G.	A, B
5	8232	INH to $\bar{f}$	0 V	0 V	0 V	P.G.	C, D
6	8232	INH to $f$	$V_{CC}$	0 V	0 V	P.G.	C, D

NOTE: 1. P. G. = Pulse Generator

\*Both  $f$  and  $\bar{f}$  are simultaneously loaded.

## TYPICAL APPLICATIONS

## EXPANSION OF 8231 TO MULTIPLEXER 64 LINES



$$*f_n = f_0 + f_1 + f_2 + \dots + f_7$$

True Output

All Outputs may be tied together to drive 8x16mA (eight 1.6mA F.O.) or each Output may drive separately ten 1.6mA F.O.

## Note:

Each 8231 has 8 data inputs which are not shown.