# Silicon Gate MOS 8080 A


# SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSOR

The 8080A is functionally and electrically compatible with the Intel<sup>®</sup> 8080.

- TTL Drive Capability
- 2 µs Instruction Cycle
- Powerful Problem Solving Instruction Set
- Six General Purpose Registers and an Accumulator
- Sixteen Bit Program Counter for Directly Addressing up to 64K Bytes of Memory
- Sixteen Bit Stack Pointer and Stack Manipulation Instructions for Rapid Switching of the Program Environment
- Decimal, Binary and Double Precision Arithmetic
- Ability to Provide Priority Vectored Interrupts
- 512 Directly Addressed I/O Ports

The Intel® 8080A is a complete 8-bit parallel central processing unit (CPU). It is fabricated on a single LSI chip using Intel's n-channel silicon gate MOS process. This offers the user a high performance solution to control and processing applications. The 8080A contains six 8-bit general purpose working registers and an accumulator. The six general purpose registers may be addressed individually or in pairs providing both single and double precision operators. Arithmetic and logical instructions set or reset four testable flags. A fifth flag provides decimal arithmetic operation.

The 8080A has an external stack feature wherein any portion of memory may be used as a last in/first out stack to store/ retrieve the contents of the accumulator, flags, program counter and all of the six general purpose registers. The sixteen bit stack pointer controls the addressing of this external stack. This stack gives the 8080A the ability to easily handle multiple level priority interrupts by rapidly storing and restoring processor status. It also provides almost unlimited subroutine nesting. This microprocessor has been designed to simplify systems design. Separate 16-line address and 8-line bi-directional data busses are used to facilitate easy interface to memory and I/O. Signals to control the interface to memory and I/O are provided directly by the 8080A. Ultimate control of the address and data busses resides with the HOLD signal. It provides the ability to suspend processor operation and force the address and data busses into a high impedance state. This permits ORtying these busses with other controlling devices for (DMA) direct memory access or multi-processor operation.



# **8080A FUNCTIONAL PIN DEFINITION**

The following describes the function of all of the 8080A I/O pins. Several of the descriptions refer to internal timing periods.

# A<sub>15-</sub>A<sub>0</sub> (output three-state)

ADDRESS BUS; the address bus provides the address to memory (up to 64K 8-bit words) or denotes the I/O device number for up to 256 input and 256 output devices.  $A_0$  is the least significant address bit.

# D7-D0 (input/output three-state)

DATA BUS; the data bus provides bi-directional communication between the CPU, memory, and I/O devices for instructions and data transfers. Also, during the first clock cycle of each machine cycle, the 8080A outputs a status word on the data bus that describes the current machine cycle.  $D_0$  is the least significant bit.

## SYNC (output)

SYNCHRONIZING SIGNAL; the SYNC pin provides a signal to indicate the beginning of each machine cycle.

# **DBIN** (output)

DATA BUS IN; the DBIN signal indicates to external circuits that the data bus is in the input mode. This signal should be used to enable the gating of data onto the 8080A data bus from memory or I/O.

# **READY** (input)

READY; the READY signal indicates to the 8080A that valid memory or input data is available on the 8080A data bus. This signal is used to synchronize the CPU with slower memory or I/O devices. If after sending an address out the 8080A does not receive a READY input, the 8080A will enter a WAIT state for as long as the READY line is low. READY can also be used to single step the CPU.

# WAIT (output)

WAIT; the WAIT signal acknowledges that the CPU is in a WAIT state.

# WR (output)

WRITE; the  $\overline{WR}$  signal is used for memory WRITE or I/O output control. The data on the data bus is stable while the  $\overline{WR}$  signal is active low ( $\overline{WR} = 0$ ).

# HOLD (input)


HOLD; the HOLD signal requests the CPU to enter the HOLD state. The HOLD state allows an external device to gain control of the 8080A address and data bus as soon as the 8080A has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

• the CPU is in the HALT state.

• the CPU is in the T2 or TW state and the READY signal is active. As a result of entering the HOLD state the CPU ADDRESS BUS  $(A_{15}-A_0)$  and DATA BUS  $(D_7-D_0)$  will be in their high impedance state. The CPU acknowledges its state with the HOLD AC-KNOWLEDGE (HLDA) pin.

### HLDA (output)

HOLD ACKNOWLEDGE; the HLDA signal appears in response to the HOLD signal and indicates that the data and address bus



Pin Configuration

will go to the high impedance state. The HLDA signal begins at:
T3 for READ memory or input.

• The Clock Period following T3 for WRITE memory or OUT-PUT operation.

In either case, the HLDA signal appears after the rising edge of  $\phi_1$ and high impedance occurs after the rising edge of  $\phi_2$ .

# **INTE** (output)

INTERRUPT ENABLE; indicates the content of the internal interrupt enable flip/flop. This flip/flop may be set or reset by the Enable and Disable Interrupt instructions and inhibits interrupts from being accepted by the CPU when it is reset. It is automatically reset (disabling further interrupts) at time T1 of the instruction fetch cycle (M1) when an interrupt is accepted and is also reset by the RESET signal.

### INT (input)

INTERRUPT REQUEST; the CPU recognizes an interrupt request on this line at the end of the current instruction or while halted. If the CPU is in the HOLD state or if the Interrupt Enable flip/flop is reset it will not honor the request.

# RESET (input)[1]

RESET; while the RESET signal is activated, the content of the program counter is cleared. After RESET, the program will start at location 0 in memory. The INTE and HLDA flip/flops are also reset. Note that the flags, accumulator, stack pointer, and registers are not cleared.

- Vss Ground Reference.
- V<sub>DD</sub> +12 ± 5% Volts.
- V<sub>CC</sub> +5 ± 5% Volts.
- V<sub>BB</sub> -5 ±5% Volts (substrate bias).
- $\phi_1, \phi_2$  2 externally supplied clock phases. (non TTL compatible)

# SILICON GATE MOS 8080 A

# **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	. 0°C to +70°C
Storage Temperature	65°C to +150°C
All Input or Output Voltages	
With Respect to V <sub>BB</sub>	-0.3V to +20V
$V_{CC}$ , $V_{DD}$ and $V_{SS}$ With Respect to $V_{BB}$	-0.3V to +20V
Power Dissipation	<b>1.</b> 5W

\*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
V <sub>ILC</sub>	Clock Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
V <sub>IHC</sub>	Clock Input High Voltage	9.0		V <sub>DD</sub> +1	V	
VIL	Input Low Voltage	V <sub>SS</sub> -1		V <sub>SS</sub> +0.8	V	
VIH	Input High Voltage	3.3		V <sub>CC</sub> +1	V	E
V <sub>OL</sub>	Output Low Voltage			0.45	V	$I_{OL} = 1.9 \text{mA on all outputs},$
V <sub>OH</sub>	Output High Voltage	3.7	_		V	] I <sub>OH</sub> = -150μA.
DD (AV)	Avg. Power Supply Current (V <sub>DD</sub> )		40	70	mA	
CC (AV)	Avg. Power Supply Current (V <sub>CC</sub> )		60	80	mA	Operation   T <sub>CY</sub> = .48 μsec
IBB (AV)	Avg. Power Supply Current (V <sub>BB</sub> )		.01	1	mA	
I <sub>IL</sub>	Input Leakage			±10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$
ICL	Clock Leakage			±10	μA	$V_{SS} \leq V_{CLOCK} \leq V_{DD}$
I <sub>DL</sub> [2]	Data Bus Leakage in Input Mode		8	-100 -2.0	μA mA	$V_{SS} \leq V_{IN} \leq V_{SS} + 0.8V$ $V_{SS} + 0.8V \leq V_{IN} \leq V_{CC}$
IFL	Address and Data Bus Leakage During HOLD			+10 -100	μA	VADDR/DATA = V <sub>CC</sub> VADDR/DATA = V <sub>SS</sub> + 0.45V

# CAPACITANCE

 $T_{A} = 25^{\circ}C$   $V_{CC} = V_{DD} = V_{SS} = 0V, V_{BB} = -5V$ 

Symbol	Parameter	Тур.	Max.	Unit	Test Condition
C <sub>φ</sub>	Clock Capacitance	17	25	pf	f <sub>c</sub> = 1 MHz
CIN	Input Capacitance	6	10	pf	Unmeasured Pins
COUT	Output Capacitance	10	20	pf	Returned to V <sub>SS</sub>


NOTES:


1. The RESET signal must be active for a minimum of 3 clock cycles.

2. When DBIN is high and  $V_{IN} > V_{IH}$  an internal active pull up will be switched onto the Data Bus.

3.  $\Delta I$  supply /  $\Delta T_A \approx -0.45\%/^{\circ}C$ .

TYPICAL SUPPLY CURRENT VS. TEMPERATURE, NORMALIZED. [3]





# SILICON GATE MOS 8080A


# A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{DD} = +12V \pm 5\%$ ,  $V_{CC} = +5V \pm 5\%$ ,  $V_{BB} = -5V \pm 5\%$ ,  $V_{SS} = 0V$ , Unless Otherwise Noted

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>CY</sub> [3]	Clock Period	0.48	2.0	μsec	
t <sub>r</sub> , t <sub>f</sub>	Clock Rise and Fall Time	0	50	n sec	
τ <sub>φ1</sub>	$\phi_1$ Pulse Width	60		n sec	-
t <sub>ø2</sub>	$\phi_2$ Pulse Width	220		n sec	1
t <sub>D1</sub>	Delay $\phi_1$ to $\phi_2$	0		n sec	
t <sub>D2</sub>	Delay $\phi_2$ to $\phi_1$	70		n sec	
t <sub>D3</sub>	Delay $\phi_1$ to $\phi_2$ Leading Edges	80		n sec	1
t <sub>DA</sub> [2]	Address Output Delay From $\phi_2$		200	n sec	C_ = 100pf
t <sub>D.D</sub> [2]	Data Output Delay From $\phi_2$		220	n sec	
t <sub>DC</sub> <sup>[2]</sup>	Signal Output Delay From $\phi_1$ , or $\phi_2$ (SYNC, WR, WAIT, HLDA)		120	n sec	
t <sub>DF</sub> [2]	DBIN Delay From $\phi_2$	25	140	n sec	– C <sub>L</sub> = 50pf
t <sub>DI</sub> [1]	Delay for Input Bus to Enter Input Mode		tDF	n sec	1
t <sub>DS1</sub>	Data Setup Time During $\phi_1$ and DBIN	30		n sec	1

# TIMING WAVEFORMS [14]

(Note: Timing measurements are made at the following reference voltages: CLOCK "1" = 8.0V "0" = 1.0V; INPUTS "1" = 3.3V, "0" = 0.8V; OUTPUTS "1" = 2.0V, "0" = 0.8V.)



# SILICON GATE MOS 8080A

# A.C. CHARACTERISTICS (Continued)


$T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{DD} = +12V \pm 5\%$ , $V_C$	$c_{\rm C} = +5V \pm 5\%$ , $V_{\rm BB} = -5V \pm 5\%$ ,	$V_{SS} = 0V$ , Unless Otherwise Noted
---	--	--

Symbol	Parameter	Min.	Max.	Unit	Test Condition
t <sub>DS2</sub>	Data Setup Time to $\phi_2$ During DBIN	150		п ѕес	
tDH [1]	Data Hold Time From $\phi_2$ During DBIN	[1]		n sec	
t <sub>IE</sub> [2]	INTE Output Delay From $\phi_2$		200	n sec	C <sub>L</sub> = 50pf
t <sub>RS</sub>	READY Setup Time During $\phi_2$	120		n sec	
t <sub>HS</sub>	HOLD Setup Time to $\phi_2$	140		nsec	
t <sub>IS</sub>	INT Setup Time During $\phi_2$ (During $\phi_1$ in Halt Mode)	120		n sec	]
t <sub>H</sub>	Hold Time From $\phi_2$ (READY, INT, HOLD)	0		n sec	
t <sub>FD</sub>	Delay to Float During Hold (Address and Data Bus)		120	n sec	
t <sub>AW</sub> [2]	Address Stable Prior to WR	[5]		n sec	17
t <sub>DW</sub> [2]	Output Data Stable Prior to WR	[6]		n sec	
t <sub>WD</sub> [2]	Output Data Stable From WR	[7]		n sec	
t <sub>WA</sub> [2]	Address Stable From WR	[7]		n sec	$\begin{bmatrix} C_L = 100 \text{ pf: Address, Data} \\ C_L = 50 \text{ pf: WR, HLDA, DBIN} \end{bmatrix}$
t <sub>HF</sub> [2]	HLDA to Float Delay	[8]		n sec	
t <sub>WF</sub> [2]	WR to Float Delay	[9]		n sec	
t <sub>AH</sub> [2]	Address Hold Time After DBIN During HLDA	-20		n sec	


NOTES:

1. Data input should be enabled with DBIN status. No bus conflict can then occur and data hold time is assured.  $t_{DH} = 50$  ns or  $t_{DF}$ , whichever is less.






INTE



3.  $t_{CY} = t_{D3} + t_{r\phi2} + t_{\phi2} + t_{f\phi2} + t_{D2} + t_{r\phi1} \ge 480$ ns.

### TYPICAL $\triangle$ OUTPUT DELAY VS. $\triangle$ CAPACITANCE



- 4. The following are relevant when interfacing the 8080A to devices having V<sub>I</sub><sub>H</sub> = 3.3V: a) Maximum output rise time from .8V to 3.3V = 100ns @ C<sub>L</sub> = SPEC. b) Output delay when measured to 3.0V = SPEC +60ns @ C<sub>L</sub> = SPEC.
- c) If  $C_{\perp} \neq$  SPEC, add .6ns/pF if  $C_{\perp} > C_{SPEC}$ , subtract .3ns/pF (from modified delay) if  $C_{\perp} < C_{SPEC}$ . 5.  $t_{AW} = 2 t_{CY} - t_{D3} - t_{r\phi2} - 140$ nsec.
- 6.  $t_{DW} = t_{CY} t_{D3} t_{r\phi 2} 170$  nsec.
- 7. If not HLDA, twD = twA = tD3 + tr $\phi$ 2 +10ns. If HLDA, twD = twA = tWF.
- 8.  $t_{HF} = t_{D3} + t_{r\phi 2} 50$  ns.
- 9.  $t_{WF} = t_{D3} + t_{r\phi 2} 10 n_{s}$
- 10. Data in must be stable for this period during DBIN T3. Both tDS1 and tDS2 must be satisfied.
- 11. Ready signal must be stable for this period during T2 or TW. (Must be externally synchronized.)
- 12. Hold signal must be stable for this period during  $T_2$  or  $T_W$  when entering hold mode, and during  $T_3$ ,  $T_4$ ,  $T_5$  and  $T_{WH}$  when in hold mode. (External synchronization is not required.)
- Interrupt signal must be stable during this period of the last clock cycle of any instruction in order to be recognized on the following instruction. (External synchronization is not required.)
- 14. This timing diagram shows timing relationships only; it does not represent any specific machine cycle.

# **INSTRUCTION SET**

The accumulator group instructions include arithmetic and logical operators with direct, indirect, and immediate addressing modes.

Move, load, and store instruction groups provide the ability to move either 8 or 16 bits of data between memory, the six working registers and the accumulator using direct, indirect, and immediate addressing modes.

The ability to branch to different portions of the program is provided with jump, jump conditional, and computed jumps. Also the ability to call to and return from subroutines is provided both conditionally and unconditionally. The RESTART (or single byte call instruction) is useful for interrupt vector operation.

Double precision operators such as stack manipulation and double add instructions extend both the arithmetic and interrupt handling capability of the 8080A. The ability to increment and decrement memory, the six general registers and the accumulator is provided as well as extended increment and decrement instructions to operate on the register pairs and stack pointer. Further capability is provided by the ability to rotate the accumulator left or right through or around the carry bit.

Input and output may be accomplished using memory addresses as I/O ports or the directly addressed I/O provided for in the 8080A instruction set.

The following special instruction group completes the 8080A instruction set: the NOP instruction, HALT to stop processor execution and the DAA instructions provide decimal arithmetic capability. STC allows the carry flag to be directly set, and the CMC instruction allows it to be complemented. CMA complements the contents of the accumulator and XCHG exchanges the contents of two 16-bit register pairs directly.

### **Data and Instruction Formats**

Data in the 8080A is stored in the form of 8-bit binary integers. All data transfers to the system data bus will be in the same format.

> $\mathsf{D}_7 \ \mathsf{D}_6 \ \mathsf{D}_5 \ \mathsf{D}_4 \ \mathsf{D}_3 \ \mathsf{D}_2 \ \mathsf{D}_1 \ \mathsf{D}_0$ DATA WORD

The program instructions may be one, two, or three bytes in length. Multiple byte instructions must be stored in successive words in program memory. The instruction formats then depend on the particular operation executed.

**One Byte Instructions** 

OP CODE  $D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$ 

TYPICAL INSTRUCTIONS

Register to register, memory reference, arithmetic or logical, rotate, return, push, pop, enable or disable Interrupt instructions

Immediate mode or I/O instructions

Two Byte Instructions

D <sub>7</sub> D	<sub>8</sub> D <sub>5</sub>	D4	$D_3$	$D_2$	$D_1$	D <sub>0</sub>	OP CODE
D <sub>7</sub> D	5 D5	D4	$D_3$	$D_2$	$D_1$	D <sub>0</sub>	OPERAND

Three Byte Instructions

D7	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	D <sub>3</sub>	D <sub>2</sub>	$D_1$	D <sub>0</sub>
D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	$D_3$	$D_2$	$D_1$	D <sub>0</sub>

OP CODE Jump, call or direct load and store instructions LOW ADDRESS OR OPERAND 1 **HIGH ADDRESS OR OPERAND 2** 

For the 8080A a logic "1" is defined as a high level and a logic "0" is defined as a low level.

# **INSTRUCTION SET**

# **Summary of Processor Instructions**

Mnemonic		Instructio													ion Code [1]				Clock [2]		
	Description	D7	D <sub>6</sub>	Ds	D4	Dg	3 O <sub>2</sub>	D	D <sub>0</sub>	Cycles	Mnemonic	Description	D7	0 <sub>6</sub>						Do	Cycles
MOV 11. 12	Move register to register	0	,	D	D	0	s	s	s	5	RZ	Return on zero	1		0	0	1	٥	0	0	5/11
MOV M, r	Move register to memory	ŭ	i	1	ĩ	ō	S	S	S	7	RNZ	Return on no zero		1	0	0	ò	0	C	0	5/11
MOV r. M	Move memory to register	õ	i	Ď	Ď	Ď	1	1	Ö	;	RP	Return on positive	- 1	1	1	1	Ö	Ö	ă	ŏ	5/11
HLT	Halt	ŏ	i	1	1	ō	i	i	ŏ	ż	RM	Return on minus	i	i	i	i	1	Ö	õ	õ	5/11
MVIr	Move immediate register	Ō	Ó	Ď	Ď	Ď	1	1	Ō	7	RPE	Return on parity even	1	i	i	ò	1	Õ	ŏ	ŏ	5/11
MVI M	Move immediate memory	Ō	Ō	1	1	Ō	1	1	Ō	10	RPO	Return on parity odd	i	i	i	ŏ	ò	ð	ŭ	õ	5/11
1NR r	Increment register	0	0	D	D	D	1	0	0	5	RST	Restart	. i	1	À	Ă	Ă	1	1	1	11
OCR r	Decrement register	0	0	D	D	D	1	0	1	5	ÎN	Input	1	1	0	1	1	0	1	1	10
INR M	Increment memory	0	0	1	1	0	1	0	0	10	OUT	Output	1	1	0	1	0	0	1	1	10
DCR M	Decrement memory	0	0	1	1	0	1	0	1	10	LXIB	Load immediate register	0	0	0	0	0	0	0	1	10
ADD r	Add register to A	1	0	0	0	0	S	S	S	4		Pair B & C									
ADC r	Add register to A with carry	1	0	0	0	1	S	S	S	4	LXID	Load immediate register	0	0	0	1	0	0	0	1	10
SUB r	Subtract register from A	1	0	0	1	0	S	S	S	4		Pair D & E									
SBB r	Subtract register from A with borrow	1	0	0	1	1	S	S	S	4	LXIH	Load immediate register Pair H & L	0	0	1	0	0	0	0	1	10
ANA r	And register with A	1	0	1	0	0	S	S	S	.4	LXI SP	Load immediate stack pointer	0	0	1	1	0	0	0	1	10
XRA r	Exclusive Or register with A	1	0	1	0	1	S	S	S	4	PUSH B	Push register Pair B & C on	1	1	Ó	Ó	Ō	1	Ō	1	11
ORA r	Or register with A	1	0	1	1	0	S	S	S	4		stack									
CMP r	Compare register with A	1	0	1	1	1	S	S	S	4	PUSH D	Push register Pair D & E on	1	1	0	1	0	1	0	1	11
ADD M	Add memory to A	1	0	0	0	0	1	1	0	7		stack									
ADC M	Add memory to A with carry	1	0	0	0	1	1	1	0	7	PUSH H	Push register Pair H & L on	1	1	1	0	0	1	0	1	11
SUB M	Subtract memory from A	1	0	0	1	0	1	1	0	7		stack									
SBB M	Subtract memory from A with borrow	1	0	0	1	1	1	1	0	7	PUSH PSW	Push A and Flags on stack	1	1	1	1	0	1	0	1	11
ANA M	And memory with A	1	0	1	0	0	1	1	0	7	POP B	Pop register pair B & C off	1	1	0	0	0	0	0	1	10
XRA M	Exclusive Or memory with A	1	Ō	1	Ō.	1	1	1	Ō	7		stack	•	•	Ű	v	v	v	U	•	10
ORA M	Or memory with A	1	Ō	1	1	Ó	1	1	Ō	7	POP D	Pop register pair D & E off	1	1	0	1	0	0	0	1	10
CMP M	Compare memory with A	1	Ō	1	1	1	1	1	Ō	7		stack	•	•	v	•	v	Ū	v	•	
ADI	Add immediate to A	1	1	0	0	0	1	1	0	7	РОР Н	Pop register pair H & L off	1	1	1	0	0	0	0	1	10
ACI	Add immediate to A with carry	1	1	0	0	1	1	1	0	7	POP PSW	stack			ż		-				
SUI	Subtract immediate from A	1	1	0	1	0	1	1	n	7	FUFFSW	Pop A and Flags	1			1	0	0	0	1	10
SBI	Subtract immediate from A	i	i	ŏ	i	1	i	i	n	;	STA	off stack Store A direct	0	0	1	1	0	0	1	0	13
	with borrow	•	•	v	•		•	'	U	•	LDA	Load A direct	Ö	Ö	1	i	1	0	1	0	13
ANI	And immediate with A	1	1	1	0	0	1	1	0	7	XCHG	Exchange D & E, H & L	1	1	i	0	1	0	i	1	4
XRI	Exclusive Or immediate with	1	1	1	Ō	1	1	1	Ō	7		Registers				Ĩ		v			
ORI	A Or immediate with A	1	1	•	•	0	1	•	0	7	XTHL	Exchange top of stack, H & L	1	1	1	0	0	0	1	1	18
CPI	Compare immediate with A	1	1	1	i	1	1	i	0 D	,	SPHL	H & L to stack pointer	1	1	1	1	1.	0	0	1	5
RLC	Rotate A left	ò	ò	ò	ö	ò	;	1	1	4	PCHL	H & L to program counter	1	1	1	0	1	0	0	1	5
RRC	Rotate A right	ŏ	Ö	Ö	ŏ	1	i	1	i	4	DAD B	Add B & C to H & L	0	0	0	0	1	0	0	1	10
RAL	Rotate A left through carry	ŏ	Ö	ŏ	ĩ	ò	i	i	i	4	DADD	Add D & E to H & L	0	0	0	1	1	0	0	1	10
RAR	Rotate A right through	ŏ	Ö	ŏ	i	ĭ	i	i	i	4		Add H & L to H & L	0	0	1	0	1	0	0	1	10
	carry	v	Ŭ	v	•	•	•	'	•	•	DAD SP	Add stack pointer to H & L	0	0	1	1	1	0	0	1	10
JMP	Jump unconditional	1	1	۵	0	0	0	1	1	10	STAX B	Store A indirect	0	0	-	0	0	0	1	0	7
JC	Jump on carry	i	i	ŏ	1	ĭ	Ö	i	ò	10	STAX D	Store A indirect Load A indirect	0 0	0 0	0	1	0	0	1	0	7
JNC	Jump on no carry	1	1	ō	1	Ó	ŏ	1	ō	10	LDAXD	Load A indirect	0	0	0 0	0	1	0	1	0	7
JZ	Jump on zero	1	1	Ō	ò	1	ō	1	ŏ	10	INXB		0	0	0	1 0	1	0	1	0	7
JNZ	Jump on no zero	1	1	Ō	ō	ò	ō	1	ō	10	INXD	Increment B & C registers	-	-	-	-	-	0	1	1	5
JP	Jump on positive	i	1	1	ĩ	Ō	ō	1	ō	10	INXH	Increment D & E registers	0 0	0	0	1	0	0	1	1	5
JM	Jump on minus	1	1	1	i	1	ŏ	i	Ō	10	INX SP	Increment H & L registers	-	0	•	0	0	0	1	1	5
JPE	Jump on parity even	1	1	i	Ō	i	Ō	1	0	10	DCX B	Increment stack pointer Decrement B & C	0	0	1	1	0	0	1	1	5
JPO	Jump on parity odd	1	1	i	ŏ	ò	ŏ	1	Ō	.10	DCXD		0	0	0	0	1	0	1	1	5
CALL	Call unconditional	1	1	ò	ŏ	1	ĩ	ò	1	17	DCXH	Decrement D & E	0	0	0	1	1	0	1	1	5
CC	Call on carry	1	1	ō	ī	1	1	Ō	Ó	11/17	DCX SP	Decrement H & L Decrement stack pointer	0	0	1	0	1	0	1	1	5
CNC	Call on no carry	1	i	ō	' i -	Ó	1	Ō	Ō	11/17	CMA	Complement A	0	0.	1		1	0	1	1	5
CZ	Call on zero	i	1	ŏ	ò	1	1	ŏ	ŏ	11/17	STC	Set carry	0 0	0	1	0	1	1	1	1	4
CNZ	Call on no zero	i	1	ŏ	ŏ	ò	1	ŏ	ŏ	11/17	CMC	Complement carry	0	0	1	1	0 1	1.	1	1	•
CP	Call on positive	i	i	ĭ	ĭ	ŏ	1	ŏ	ŏ	11/17	DAA	Decimal adjust A	0	0	1	0		1	1	1	4
CM	Call on minus	i	i	i	i	ĭ	i	ŏ	ŏ	11/17	SHLD	Store H & L direct	0	0	1	0	0 0	•	1	-1	4
CPE	Call on parity even	i	i	i	ò	1	i	ŏ	ŏ	11/17	LHLD	Load H & L direct	0	0	1	0	1	0 0	1	0 0	16 16
CPO	Call on parity odd	i	i	i	ŏ	ò	i	ŏ	õ	11/17	EI	Enable Interrupts	1	1	1	1	i	0	+	1	4
RET	Return	i	1	Ó	ō	ĭ	Ō	ō	ĩ	10	DI	Disable interrupt	1	i	i	i	ö	Ŭ	1	1	4
RC	Return on carry	1	1	Õ	1	1	Ŏ	Ō	ò	5/11	NOP	No-operation	Ö	Ö	0	ò	Ö	0	ò	ò	4
0110	Return on no carry	1	1	0	1	0	0	Ó	Ō	5/11										v	-
RNC	neturn on no carry																				

.

NOTES: 1. DDD or SSS - 000 B - 001 C - 010 D - 011 E - 100 H - 101 L - 110 Memory - 111 A.

2. Two possible cycle times, (5/11) indicate instruction cycles dependent on condition flags.