

54LS/74LS670

4 X 4 REGISTER FILE

(With 3-State Outputs)


DESCRIPTION — The '670 contains 16 high speed, low power, transparent D-type latches arranged as four words of four bits each, to function as a 4 X 4 register file. Separate read and write inputs, both address and enable, allow simultaneous read and write operation. The 3-state outputs make it possible to connect up to 128 outputs to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length. The '170 provides a similar function to this device but it features open-collector outputs.

- **SIMULTANEOUS READ/WRITE OPERATION**
- **EXPANDABLE TO 512 WORDS BY n-BITS**
- **TYPICAL ACCESS TIME OF 20 ns**
- **3-STATE OUTPUTS FOR EXPANSION**


ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		$V_{CC} = +5.0\text{ V} \pm 5\%$, $T_A = 0^\circ\text{C to } +70^\circ\text{C}$	$V_{CC} = +5.0\text{ V} \pm 10\%$, $T_A = -55^\circ\text{C to } +125^\circ\text{C}$	
Plastic DIP (P)	A	74LS670PC		9B
Ceramic DIP (D)	A	74LS670DC	54LS670DM	6B
Flatpak (F)	A	74LS670FC	54LS670FM	4L

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




V_{CC} = Pin 16
GND = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D ₁ — D ₄	Data Inputs	0.5/0.25
WA ₀ , WA ₁	Write Address Inputs	0.5/0.25
WE	Write Enable Input (Active LOW)	1.0/0.5
RA ₀ , RA ₁	Read Address Inputs	0.5/0.25
OE	3-State Output Enable Input (Active LOW)	1.5/0.75
O ₁ — O ₄	Data Outputs	65/5.0 (25)/(2.5)

LOGIC DIAGRAM



WRITE FUNCTION TABLE

WRITE INPUTS			D INPUTS TO
$\overline{WE}$	WA_1	WA_0	
L	L	L	Word 0
L	L	H	Word 1
L	H	L	Word 2
L	H	H	Word 3
H	X	X	None (hold)

READ FUNCTION TABLE

READ INPUTS			OUTPUTS FROM
$\overline{OE}$	RA_1	RA_0	
L	L	L	Word 0
L	L	H	Word 1
L	H	L	Word 2
L	H	H	Word 3
H	X	X	None (HIGH Z)

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial




Fig. a

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
I _{OS}	Output Short Circuit Current	-20	-100	mA	V _{CC} = Max
I _{CC}	Power Supply Current		50	mA	V _{CC} = Max; W _{A_n} , R _{A_n} = Gnd; D _n , $\overline{WE}$ = 4.5 V

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25° C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		C _L = 15 pF			
		Min	Max		
t _{PLH} t _{PHL}	Propagation Delay RA ₀ or RA ₁ to O _n	35 35		ns	Figs. 3-1, 3-20
t _{PLH} t _{PHL}	Propagation Delay WE to O _n	35 35		ns	Figs. 3-1, 3-9
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	35 35		ns	Figs. 3-1, 3-5
t _{PZH} t _{PZL}	Output Enable Time OE to O _n	30 35		ns	Figs. 3-3, 3-11, 3,12 R _L = 2 kΩ
t _{PHZ} t _{PLZ}	Output Disable Time OE to O _n	40 30		ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ C _L = 5 pF

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25° C

SYMBOL	PARAMETER	54/74LS		UNITS	CONDITIONS
		Min	Max		
t _s	Setup Time HIGH or LOW D _n to Rising $\overline{WE}$	10		ns	Fig. a
t _h	Hold Time HIGH or LOW D _n to Rising $\overline{WE}$	10		ns	
t _s	Setup Time HIGH or LOW W _{A_n} to Falling $\overline{WE}$	10		ns	
t _h	Hold Time HIGH or LOW W _{A_n} to Rising $\overline{WE}$	5.0		ns	
t _w (L)	$\overline{WE}$ Pulse Width LOW	25		ns	Fig. a