## 54LS259/DM74LS259 8-Bit Addressable Latches

## **General Description**

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.

Four distinct modes of operation are selectable by controlling the clear and enable inputs as enumerated in the function table. In the addressable-latch mode, data at the datain terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

#### **Features**

- 8-Bit parallel-out storage register performs serial-to-parallel conversion with storage
- Asynchronous parallel clear
- Active high decoder
- Enable/disable input simplifies expansion
- Direct replacement for Fairchild 9334
- Expandable for N-bit applications
- Four distinct functional modes
- Typical propagation delay times: Enable-to-output 18 ns Data-to-output 16 ns
  - Address-to-output 21 ns Clear-to-output 17 ns
- Fan-out


I<sub>OL</sub> (sink current) 54LS259 4 mA

74LS259 8 mA

IOH (source current) -0.4 mA

■ Typical I<sub>CC</sub> 22 mA

## **Connection Diagram**



Order Number 54LS259DMQB, 54LS259FMQB, 54LS259LMQB, DM74LS259WM or DM74LS259N See NS Package Number E20A, J16A, M16B, N16E or W16A

## **Function Table**

	Inputs Clear E		Output of Addressed Latch	Each Other Output	Function			
1	Н	L	D	Q <sub>i0</sub>	Addressable Latch			
1	Н	Н	Q <sub>i0</sub>	$Q_{i0}$	Memory			
)	L	L	D	L	8-Line Demultiplexer			
Į	LH		L	L	Clear			

#### Latch Selection Table

s	elect Inpu	Latch		
С	В	Α	Addressed	
L	L	L	0	
L	L	Н	1	
L	Н	L	2	
L	H	Н	3	
Н	L	L	4	
Н	L	Н	5	
Н	Н	L	6	
Н	Н	Н	7	

H = High Level, L = Low Level

D = the Level of the Data Input

 $Q_{i0}=$  the Level of  $Q_i$  ( $i=0,1,\ldots 7$ , as Appropriate) before the Indicated Steady-State Input Conditions Were Established.

## **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 7V

Operating Free Air Temperature Range

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Paramete	54LS259			DM74LS259			Units	
Symbol	Paramet	Min	Nom	Max	Min	Nom	Max	Oilles	
Vcc	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧	
V <sub>IH</sub>	High Level Input Volt	2			2			٧	
VIL	Low Level Input Voltage				0.7			0.8	٧
Іон	High Level Output Current				-0.4			-0.4	mA
loL	Low Level Output Current				4			8	mA
t <sub>W</sub>	Pulse Width	Enable	17			15			ns
	(Note 7)	Clear	17			15			115
tsu	Setup Time (Notes 1, 2, 3 & 7)	Data	20↑			15↑			ns
		Select	15↓			15↓		1	
t <sub>H</sub>	Hold Time	Data	5↑			0↑			ns
	(Notes 1, 2 & 7)	Select	01			0↑			
T <sub>A</sub>	Free Air Operating Temperature		-55		125	0		70	°C

## Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol Parameter		Conditions	Min	Typ (Note 4)	Max	Units	
VI	Input Clamp Voltage	ut Clamp Voltage V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA				-1.5	٧
V <sub>OH</sub>	High Level Output	$V_{CC} = Min, I_{OH} = Max$	54LS	2.5			٧
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74	2.7	3.4		
VOL	Low Level Output	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max	54LS			0.4	V
	Voltage	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min	DM74		0.35	0.5	
	$I_{OL} = 4 \text{ mA}, V_{CC} = \text{Min}$		DM74		0.25	0.4	
lı	Input Current @ Max	$V_{CC} = Max, V_I = 7V$	DM74			0.1	mA
	Input Voltage	V <sub>I</sub> = 10V	54LS			0.1	
lін	High Level Input V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V Current					20	μΑ
l <sub>IL</sub>	Low Level Input V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V Current					-0.4	mA
	Enable $V_{CC} = 5.0, V_1 = 0.4V$					-0.8	
los	Short Circuit	V <sub>CC</sub> = Max	54LS	-20		-100	mA
	Output Current	(Note 5)	DM74	-20		-100	
lcc	Supply Current V <sub>CC</sub> = Max (Note 6)				22	36	mA

Note 1: The symbols (↓, ↑) indicate the edge of the clock pulse used for reference: ↑ for rising edge, ↓ for falling edge.

Note 2: Setup and hold times are with reference to the enable input.

Note 3: The select-to-enable setup time is the time before the High-to-Low enable transition that the select must be stable so that the correct latch is selected and the others not affected.

Note 4: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 6: I<sub>CC</sub> is measured with all inputs at 4.5V, and all outputs open.

Note 7:  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

# $\textbf{Switching Characteristics} \text{ at V}_{CC} = 5 \text{V and T}_{A} = 25^{\circ}\text{C (See Section 1 for Test Waveforms and Output Load)}$

		From (Input) To (Output)	54LS C <sub>L</sub> = 15 pF		$\begin{array}{c} \text{DM74LS} \\ \text{C}_{\text{L}} = 50  \text{pF} \\ \text{R}_{\text{L}} = 2  \text{k}\Omega \end{array}$		Units
Symbol	Parameter						
i			Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Enable to Output		27		38	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Enable to Output		24		32	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Data to Output		30		35	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Data to Output		20		30	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	Select to Output		30		41	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Select to Output		29		38	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	Clear to Output		18		36	ns