

DESCRIPTION


The 2533 static shift register consists of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip.

The 1024-bit register is equipped with 2 data inputs together with a stream select control to facilitate external recirculation.


The single phase clock input, data input, data output, and stream select control will interface directly with TTL/DTL circuits without external components.

Data is entered when the clock is at a logic high. Data is shifted when the clock goes low.

PIN CONFIGURATION



BLOCK DIAGRAM



TRUTH TABLE

STREAM SELECT	FUNCTION
0	IN 1 selected
1	IN 2 selected

"0" = 0V, "1" = +5V

ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
TA	Temperature range ²	°C
	Operating	0 to 70
TSTG	Storage	-65 to 150
PD	Power dissipation at TA > 25°C ²	535
	Data and clock input voltages and supply voltages with respect to VCC	0.3 to -20

DC ELECTRICAL CHARACTERISTICS TA = 0°C to 70°, VCC = 5V ± 5%, VGG = -12V ± 5% unless otherwise specified.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
VIL	Input voltage ³	VCC = 5V			V
VIL	Low				
VIH	High				
VILC	Clock low				
VIHC	Clock high	3.4		5.3	
VOL	Output voltage	IOL = 1.6mA IOH = 100µA			V
VOH	High				
ILI	Input load current	VIN = 0, TA = 25°C VILC = GND, TA = 25°C			nA
ILC	Clock leakage current				
ICC	Supply current	Continuous operation, f = 1.5MHz			mA
IGG					
CIN	Capacitance	At 1MHz; VAC = 25mV p-p VIN = VCC VOUT = VCC Vφ = VCC			pF
COUT	Input				
Cφ	Output				
	Clock				
		16	30		
		5.0	7.5		
			5		
			5		
			5		


AC ELECTRICAL CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{GG} = -12V \pm 5\%$

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
Clock and data rep rate			See timing diagram		2	1.5	MHz
$t_{\phi PW}$ Pulse width Clock				.350		100	μs
$t_{\phi}^{\downarrow} PW$ Clock				250		dc	ns
$t_{R,TF}$ Clock pulse transition						1	μs
Setup and hold time							ns
t_{DW} Setup time	Write	Data		50			
t_{DH} Hold time	Clock	Data		70			
t_{SS} Setup time	Clock in	Stream select		80			
t_{SSH} Hold time	Stream select	Clock in		50			
t_A Delay time	Data out	Clock			200	300	ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated corresponding to a thermal resistance of 150°C/W junction to ambient.
- Guaranteed input levels are stated for worst case conditions including a $\pm 5\%$ variation in V_{CC} and a temperature variation of 0°C to $+70^\circ\text{C}$. Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85V$ and $V_{IL} = V_{CC} - 4.15V$.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at $+25^\circ\text{C}$ and typical supply voltages.

TIMING DIAGRAM



TEST LOAD CIRCUIT

