

SILICON GATE MOS 2500 SERIES

DESCRIPTION

These Signetics 2500 Series 512 and 1024 bit recirculating dynamic shift registers consist of enhancement mode P-channel MOS devices integrated on a single monolithic chip. Internal recirculation logic plus write and read controls are included on the chip.

FEATURES

- HIGH FREQUENCY OPERATION-5 MHz Typical Clock Rate
- SINGLE 512, SINGLE 1024
- TTL, DTL COMPATIBLE
- WRITE AND READ CONTROLS INCLUDED
- LOW POWER DISSIPATION-150 μ W/bit at 1 MHz
- LOW CLOCK CAPACITANCE-80pF for 512, 160pF for 1024 Bits
- +5, -5 POWER SUPPLIES
- STANDARD PACKAGE 8-LEAD DIP
- SIGNETICS P-MOS SILICON GATE PROCESS TECHNOLOGY

APPLICATIONS

FAST ACCESS SWAPPING MEMORY SYSTEMS
LOW COST SEQUENTIAL ACCESS MEMORIES
LOW COST BUFFER MEMORIES
CRT REFRESH MEMORIES
DELAY LINE MEMORY REPLACEMENT
DRUM MEMORY REPLACEMENT

PROCESS TECHNOLOGY

Use of low threshold *silicon gate technology* allows high speed (5MHz typical) while reducing power dissipation and clock input capacitance dramatically as compared to other technologies. The use of low voltage circuitry minimizes power dissipation and facilitates interfacing with bipolar integrated circuits.


BIPOLAR COMPATIBILITY

The signal inputs of these registers can be driven directly by standard bipolar integrated (TTL, DTL, etc.) or by MOS circuits. The bare drain output stage provides driving capability for both MOS and bipolar integrated circuits (one standard TTL load).


SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



TRUTH TABLE

WRITE	READ	FUNCTION
0	0	Recirculate, Output is '0'
0	1	Recirculate, Output is Data
1	0	Write Mode, Output is '0'
1	1	Read Mode Output is Data

PART IDENTIFICATION TABLE

PART NO.	BIT LENGTH	PACKAGE
2524V	512	8 pin DIP
2525V	1024	8 pin DIP

MAXIMUM GUARANTEED RATINGS (1)

Operating Ambient Temperature (2) 0°C to $+70^{\circ}\text{C}$
 Storage Temperature -65°C to $+150^{\circ}\text{C}$
 Power Dissipation (2) $535\text{mW@T}_A > 70^{\circ}\text{C}$
 Data and Clock Input Voltages
 and Supply Voltages with
 respect to V_{CC} $+0.3\text{V}$ to -20V


NOTES:

1. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

- For operating at elevated temperatures the device must be derated based on a $+150^{\circ}\text{C}$ maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- All inputs are protected against static charge.
- See "Minimum Operating Frequency" graph for low limits on data rep. rate.
- All voltage measurements are referenced to ground.
- Manufacturer reserving the right to make design and process changes and improvements.
- Typical values are at $+25^{\circ}\text{C}$ and nominal supply voltages.
- Parameters are valid over operating temperature range unless otherwise specified.
- V_{CC} tolerance is $\pm 5\%$. Any variation in actual V_{CC} will be tracked directly by V_{IL} , V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.
- V_{OL} is a function of the input characteristics of the driven TTL/DTL gate I_{OI} and V_{CLAMP} and the value of the pull-down resistor (R_L).

DC CHARACTERISTICS $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$; $V_{CC} = +5\text{V}(9)$; $V_{DD} = 5\text{V} \pm 5\%$ unless otherwise noted.


SYMBOL	TEST	MIN	TYPICAL	MAX	UNIT	CONDITION
I_{LI}	Input Load Current		10	500	nA	$V_{IN} = -5.5\text{V}$; $T_A = 25^{\circ}\text{C}$
I_{LO}	Output Leakage Current		10	1000	nA	$V_{\phi 1} = V_{\phi 2} = -12\text{V}$; $V_{DD} = -5$ $V_{OUT} = -5.5\text{V}$; $T_A = 25^{\circ}\text{C}$
I_{LC}	Clock Leakage Current		10	1000	nA	$V_{ILC} = -12\text{V}$; $T_A = 25^{\circ}\text{C}$
I_{DD}	Power Supply Current: 2524		15	35	mA	Continuous Operation; $\phi pW = 150\text{nS}$; 1MHz
	2525		25	35	mA	$V_{ILC} = -12\text{V}$; $T_A = 25^{\circ}\text{C}$ $V_{DD} = -5.5\text{V}$
V_{IL}	Input "Low" Voltage	-5.0		1.05	V	
V_{IH}	Input "High" Voltage	3.2		5.3	V	
V_{ILC}	Clock Input "Low" Voltage	-12.0		-10.0	V	
V_{IHC}	Clock Input "High" Voltage	4.0		5.3	V	

TIMING DIAGRAM

CONDITIONS OF TEST

Input rise and fall times: 10 sec Output load is 1 TTL gate







TIMING DIAGRAM



AC CHARACTERISTICS $T_A = +25^{\circ}\text{C}$ $V_{CC} = +5\text{V}(9)$; $V_{DD} = -5\text{V} \pm 5\%$; $V_{ILC} = -11\text{V}$

SYMBOL	TEST	MIN	TYP	MAX	UNIT	CONDITIONS
Frequency	Clock Data Rep Rate	.0005 (Note 4)	5	3	MHz	$W = R = V_{CC}$
$t_{\phi pw}$	Clock Pulse Width	135	85		ns	
$t_{\phi d}$	Clock Pulse Delay	10			ns	
$t_r; t_f$	Clock Pulse Transition	10		1000	ns	
t_{DW}	Data Write (Setup) Time	70			ns	
t_{DH}	Data to Clock Hold Time	20			ns	
t_{a+}	Clock to Data Out Delay			100	ns	
$t_{R-}; t_{W-}$	Clock to "Read" or "Write" Timing	0			ns	
$t_{R+}; t_{W+}$	Clock to "Read" or "Write" Timing	0			ns	
C_{in}	Input Capacitance			5	pF	1MHz; $V_I = V_{CC}$; $V_{AC} = 25\text{m V}_{P-P}$
C_{out}	Output Capacitance			5	pF	1MHz; $V_O = V_{CC}$; $V_{AC} = 25\text{m V}_{P-P}$
C_{ϕ}	Clock Capacitance			80 160	pF pF	1MHz; $V = V_{CC}$; $V_{AC} = 25\text{m V}_{P-P}$
V_{OL}	Output "Low" Voltage		-1.0		V	$R_L = 3.0\text{K}$; 1 TTL Load ($I_L = 1.6\text{mA}$) Note 10
V_{OH1}	Output "High" Voltage Driving 1 TTL Load	2.4	3.5		V	$R_L = 3.0\text{K}$; 1 TTL Load ($I_L = 100\mu\text{A}$)
V_{OH2}	Output "High" Voltage Driving MOS	3.6	4.0		V	$R_L = 5.6\text{K}$; $C_L = 10\text{pF}$

CHARACTERISTIC CURVES


POWER DISSIPATION/BIT
VERSUS SUPPLY VOLTAGEPOWER DISSIPATION/BIT
VERSUS CLOCK RATEMAXIMUM CLOCK RATE
VERSUS CLOCK AMPLITUDEPOWER DISSIPATION/BIT
VERSUS TEMPERATUREMAXIMUM PACKAGE POWER
DISSIPATION VERSUS TEMPERATUREMINIMUM OPERATING CLOCK
FREQUENCY VERSUS TEMPERATURE

NOTE:


Conditions for typical curves: $V_{CC} = +5V$, $V_{DD} = -5V$, clock duty cycle = 35%, $f_{CLK} = 3MHz$, $V_{P-P} = 16V$, $\phi_{PW1} = \phi_{PW2} = 80ns$, $T_A = +25^\circ C$ unless otherwise noted.

APPLICATIONS DATA

TTL/DTL/MOS INTERFACES



CIRCUIT SCHEMATIC



NOTE
 N = 512 for 2524
 N = 1024 for 2525