



DESCRIPTION

The 2112 series is high performance, low power static read/write RAMs.

The 2112 series is fabricated with n-channel silicon gate technology which allows the design of high performance easy to use MOS circuits and provides a high functional density on a given monolithic chip.

FEATURES

- Fully static
- No refresh operations, sense amps or clocks required
- Directly TTL compatible
- One 5V power supply

PIN CONFIGURATION**BLOCK DIAGRAM****ABSOLUTE MAXIMUM RATINGS¹**

PARAMETER	RATING	UNIT
T _A	Temperature range	°C
T _{STG}	Operating under bias	
	Storage	V
V _D	Voltage on any pin with respect to ground	-0.5 to 7
P _D	Power dissipation	1 W

DC ELECTRICAL CHARACTERISTICS TA = 0°C to 70°C, Vcc = 5V ± 5% unless otherwise specified.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ ²	Max	
V _{IL} V _{IH}	Input voltage Low High	-0.5 2.2		0.65 Vcc	V
V _{OL} V _{OH}	Output voltage Low High	I _{OL} = 2mA I _{OH} = -150μA	2.2	0.45	V
I _{LI}	Input current	V _{IN} = 0 to 5.25V		10	μA
I _{LOH} I _{LOL}	I/O leakage current	CE = 2.2V V _{I/O} = 4.0V V _{I/O} = 0.45V		15 -50	μA
I _{CC1} I _{CC2}	Supply current	V _{IN} = 5.25V, I _{I/O} = 0mA TA = 25°C TA = 0°C		30 60 70	mA
C _{IN} C _{I/O}	Capacitance ³ Input (All pins) I/O	TA = 25°C, f = 1MHz V _{IN} = 0V V _{I/O} = 0V		4 10 8 15	pF

AC ELECTRICAL CHARACTERISTICS TA = 0°C to 70°C, Vcc = 5V ± 5% unless otherwise specified,
t_R and t_F = 20ns, V_{IN} = 0.65V to 2.2V, Timing reference = 1.5V,
Load = 1 TTL gate and C_L = 100pF

PARAMETER	TO	FROM	2112			2112-1			2112-2			UNIT
			Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t _{RC} t _A t _{CO} t _{CD} t _{OH}	READ CYCLE Read cycle Access time Previous read data valid after change of address	Output Output disable	Chip enable Chip enable	1000 0 40	1000 800 200	500 0 40	500 150 100	500 0 40	650 0 40	650 150	650 500 150	ns ns ns ns ns
t _{WC1}	WRITE CYCLE #1 Write cycle			850		500		500				ns
t _{AW1} t _{DW1} t _{CS1} t _{CH1} t _{DH1} t _{CW1}	Setup and hold time Setup time Setup time Setup time Hold time Hold time Setup time	Write R/W high CE low CE high Data R/W high	Address Data R/W low R/W high R/W high CE low	150 650 0 0 100 650		100 250 0 0 50 250			100 280 0 0 50 350			ns
t _{WP1} t _{WR1}	Write pulse width Write recovery time			650 50		250 50		350 50				ns ns
t _{WC2}	WRITE CYCLE #2 Write cycle			1050		500		650				ns
t _{AW2} t _{DW2} t _{CS2} t _{CH2} t _{DH2}	Setup and hold time Setup time Setup time Hold time Hold time	Write R/W high CE low CE high Data	Address Data R/W low R/W high R/W high	150 650 0 0 100		100 250 0 0 50			100 280 0 0 50			ns
t _{WD2} t _{WR2}	Disable time Write recovery time	R/W high	Data	200 50		200 50		200 50				ns ns

NOTES on following page.

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- Typical values are for $T_A = 25^\circ\text{C}$ and typical supply voltage.
- This parameter is periodically sampled and is not 100% tested.

- Output is enabled and t_{CO} commences only with both CE low and WE high.
- Output is disabled and t_{DF} combined from either the rising edge of CE or the falling edge of WE.
- Minimum t_{WP} is valid when CE has been high at least t_{DF} before WE goes low. Otherwise $t_{WP(\min)} = t_{PW(\min)} + t_{DF(\max)}$.
- When WE goes high at the end of the write cycle, it will be possible to turn on the output buffers if CE is still low. The data out will be the same as the data just written and so will not conflict with input data that may still be on the I/O bus.

VOLTAGE WAVEFORMS

